

Iain D. Craig

Formal Refinement for Operating System Kernels



Springer

Formal Refinement for Operating System Kernels

Iain D. Craig

Formal Refinement for Operating System Kernels

 Springer

Iain Craig, MA, PhD, FBCF, CITP

British Library Cataloguing in Publication Data

A catalogue record for this book is available from the British Library

Library of Congress Control Number: 2007931774

ISBN 978-1-84628-966-8

e-ISBN 978-1-84628-967-5

© Springer-Verlag London Limited 2007

Apart from any fair dealing for the purposes of research or private study, or criticism or review, as permitted under the Copyright, Designs and Patents Act 1988, this publication may only be reproduced, stored or transmitted, in any form or by any means, with the prior permission in writing of the publishers, or in the case of reprographic reproduction in accordance with the terms of licences issued by the Copyright Licensing Agency. Enquiries concerning reproduction outside those terms should be sent to the publishers.

The use of registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant laws and regulations and therefore free for general use.

The publisher makes no representation, express or implied, with regard to the accuracy of the information contained in this book and cannot accept any legal responsibility or liability for any errors or omissions that may be made.

Printed on acid-free paper.

9 8 7 6 5 4 3 2 1

springer.com

To my Father at 75

Preface

This book was written as a companion to my book on modelling operating system kernels. It is intended to demonstrate that the formal derivation of kernels is possible (and, actually, quite easy, or so I have found *thus far*).

It is important for the reader to understand that the refinements contained in this book are not the only ones I have performed of microkernels. To date, I have refined four microkernels down to executable code and have now produced a kit of formally specified components that can be composed to form kernels. The first kernel included in this book is just one example of this work. The second kernel, the Separation Kernel, is new and was partly constructed out of the kit of parts (and the reader will see reuse in its specification and refinement) and was included for specific reasons that will become clear anon. Both kernels took less than three months' working time to produce (the actual time is rather hard to calculate because of frequent interruptions). Previous experience in refining kernels also paid off in the sense that there was little revision involved in their specification or refinement; the usual process of yo-yoing between levels of the derivation was absent. This appears to be an inevitable consequence of experience.

The time factor has been important in the production of the various kernels that I have derived. The micro kernel helps in no little way by imposing the rule that the kernel should be as small as possible. This is not to say that I would not be interested or willing to refine a kernel such as the second one I modelled in [4]. Such an exercise would be extremely interesting and one I would very much like to undertake; however, it would require time (and I am quite willing to put it in) and would require financial support. In today's climate, one would probably also have to ask what the point of such an exercise would be.

It is necessary to position this book. Mainly, I believe it to be an essay in formal methods software engineering and in operating systems. It can be argued that this book is a contribution to refinement, in particular, to refinement *in the large*. There is nothing in the literature on the scale of the refinements that are the subject of this book, as far as I am aware.

The Separation Kernel was included for specific reasons. First, there is at least one document from the US National Security Agency (NSA) recommending the Separation Kernel as the cryptographic kernel *par excellence*. In their documents, the NSA also states that the formal specification of a Separation Kernel would be highly desirable. Having looked at the various documents, the original paper by Rushby [11] in particular, the structure and functioning of the Separation Kernel appeared to be fairly simple. This would appear to have been one of the goals that Rushby had in mind when defining the architecture in the first place—it is another good example of how simplicity wins every time (Less *is* more.) As a result, I wondered what a specification would look like. What I found was what I expected. The result was quite easy to specify and to refine.

The reader will observe that there is little or nothing about bootstrapping or hardware-specific initialisation. This is because we do not consider these matters to be part of the kernel; they belong to the *environment* within which the kernel executes.

I think it necessary to make a couple of observations about the refinement itself. In the Z literature, two kinds of refinement are described: one relational, one functional. The relational refinement is the worst-case scenario. The functional refinement is, in my experience, the usual case. Indeed, in more than twenty years' experience refining specifications, I have found that the relationship between the abstract and concrete statements is almost always an identity. This experience is not restricted to kernels (of course) for a great deal of the code I have produced during that time has had at least some formally specified component (usually the components that are the hardest to understand). The code has included virtual machines and parts of compilers, so it is quite varied. For this reason, the fact that the abstraction relations in this book are identities does not cause me any concern. (Steve Schumann reports in a private communication the same experience.) I decided that proofs, which are strictly unnecessary when using a functional abstraction relation, should be included in the book. This was to show how they enter the refinement process and to show that they are relatively simple (given the prevalence of identity relationships, proofs of similar complexity are to be expected and that is a level of complexity that can easily be handled). Furthermore, I wanted to counter the claims that either the proofs could not be done or that they were too complicated; neither is the case. In the case of the Separation Kernel, a number of proofs are omitted (this was also for the reason that space was getting short and devoting much more space to such a simple system did not appear warranted). This is particularly the case with operations defined over conjunctions of state spaces. The proofs and preconditions of the components are given, as are the abstraction relations, so the production of the required proofs is a straightforward matter and can be produced in a relatively short period. In each case, the compound operation was checked against the components and short (i.e., outline or sketch) proofs produced as a safety device.

The purely textual parts of this book were written using voice-input software because my daily typing time was severely restricted on medical advice. Using voice-input software for the first time was an interesting and sometimes frustrating experience. The frustrations were mostly due to my being so used to typing and I found that having to *speak* rather than compose on the keyboard sometimes confusingly difficult. In particular, initially, I found it quite hard to navigate back and forth using just voice commands. (It led to the occasional and unwanted inclusion of expletives in the text and I hope that I have removed them all!) With greater experience, it turned out to be an effective method for producing text. It is worth trying!

A Note on Interrupts

When I started out, it was conventional wisdom that interrupts should be disabled for as short a period as possible. The reader will note that the space between disabling and enabling interrupts in the specifications and refinements that follow can be rather large. In some case (e.g., the interface routines at the end of Chapter 3), the reason for this is that I wanted to emphasise the fact that interrupts should be disabled for some part of the operation (for reasons that will become clear in a second, without necessarily being forced into saying *which* parts). Some processors have pipelines that might affect the exact time at which the interrupt operation is performed; this cannot be taken into account until the processor is known, so the safe option was chosen. In addition, the period during which interrupts are disabled can be extended when the desired response time of the system is known (here, we have no such knowledge). In such a case, the interrupt operations can be moved using the distributive law ($p \vee (q \wedge r) \Leftrightarrow (p \vee q) \vee (p \wedge r)$) and the idempotent laws ($p \wedge p \Leftrightarrow p$ and $p \vee p \Leftrightarrow p$). In the other cases, the change to the interrupt flag (or whatever mechanism is used on the implementation platform) might have some interaction with another part of the system (e.g., on the IA32, if the *INT* bit in the *EFLAGS* register is not the same value as the processor interrupt flag, the system will crash); again, without knowing the exact hardware, precise location of the interrupt operations is impossible.

Acknowledgements

First of all, I would like to thank Beverley Ford for agreeing to publish this book. Thanks are due in equal measure to Helen Desmond for making the process of producing this book as painless as possible. They have jointly performed the proof and copy editing stages of the text in order to expedite its publication. I would like to thank Steve Schuman for reading the manuscript while it was in sketch and in a more developed form and for a number of extremely interesting discussions on the refinement process (any errors are, naturally, my own fault). Considerable thanks are due to my brother, Adam. Once again, he drew the figures for me; in addition, he patiently typed those

parts from my dictation that could not easily be done using voice-input software. Without his dedicated effort, the text of this book could not have been completed. As for the others who have helped (the regulars), as always, I offer my thanks.

Iain Craig
North Warwickshire
April, 2007

Contents

1	Introduction	1
1.1	Reasons for Selecting the Examples	3
1.2	Refinement Method	7
1.3	Code Production	9
1.4	Organisation of this Book	10
1.5	Relationship to Other Work	10
2	The Simple Kernel's Organisation	11
3	A Simple Kernel	19
3.1	Types	19
3.2	Hardware	23
3.3	The Process Table	28
3.3.1	Top Level	28
3.3.2	Refinement One	34
3.3.3	Refinement Two	44
3.4	Process Queue	56
3.4.1	Top Level	56
3.4.2	Refinement One	59
3.4.3	Refinement Two	65
3.5	Priority Queue	70
3.5.1	Top Level	70
3.5.2	Refinement One	78
3.5.3	Refinement Two	91
3.6	The Scheduler	100
3.6.1	Top Level	100
3.6.2	Refinement One	115
3.6.3	Refinement Two	118
3.7	Semaphores	119
3.7.1	Top Level	120
3.7.2	Refinement	126

3.8	Semaphore Table	126
3.8.1	Top Level	126
3.8.2	Refinement One	130
3.8.3	Refinement One—Again	133
3.9	Synchronous Messages	141
3.9.1	Preliminaries	142
3.9.2	Top Level	143
3.9.3	Refinement One	155
3.9.4	Refinement Two	158
3.10	The Clock	158
3.11	Sleepers	161
3.11.1	Top Level	163
3.11.2	Refinement One	170
3.11.3	Refinement Two	180
3.12	User Interface	188
3.12.1	System Initialisation	188
3.12.2	Process Creation	191
3.12.3	Process Management	193
3.12.4	Inter-process Communication and Synchronisation	198
3.12.5	Clock Operations and the Clock ISR	201
3.12.6	Final Remarks	202
4	The Separation Kernel	203
4.1	Basic Architecture	203
4.2	Extending the Architecture	205
4.3	Summary	206
4.4	An Overview of the Formal Specification	207
5	A Separation Kernel	211
5.1	Basic Types	211
5.2	Hardware Issues	215
5.3	Security Exits and Return Values	218
5.4	The Process Table	219
5.4.1	Top Level	220
5.4.2	Refinement One	228
5.4.3	Refinement Two	237
5.5	Process Queues	239
5.5.1	Top Level	239
5.5.2	Refinement	242
5.6	The Scheduler	242
5.7	Storage Pools	251
5.7.1	Top Level	252
5.7.2	Refinement One	257
5.8	Raw Storage	264
5.8.1	Top level	264

5.8.2	Message Buffering	266
5.9	Message Queues	269
5.9.1	Top Level	270
5.9.2	Refinement One	277
5.10	Kernel Interface – User Processes	286
5.10.1	Auxilliary Operations	286
5.10.2	Initialisation	288
5.10.3	Process Management	291
5.10.4	Message Passing	294
5.11	Devices—Trusted Code	299
5.11.1	Device replies	304
5.11.2	Device numbers	306
5.11.3	Device process creation	307
5.12	Process Interface to the Kernel	313
5.13	Final Thoughts	316
6	Closing Thoughts	317
	References	323
	List of Definitions	325

List of Figures

1.1	<i>The NSA cryptographic architecture.</i>	6
2.1	<i>Organisation of the simple kernel.</i>	15
4.1	<i>Devices and interfaces in the Separation Kernel.</i>	206
4.2	<i>The internal organisation of our Separation Kernel.</i>	207

Introduction

This book is a follow-up to our earlier one on the modelling of operating system kernels [4]. The aim of that book was to argue that formal specification of kernels was possible in the sense that formal modelling could be undertaken and then followed by a specification, a design and then refinement to running code. The first part of this was the subject of [4]. This book is concerned entirely with the specification, design and refinement to executable code of two operating system kernels. One kernel is of the kind found in small systems, while the other is intended for use in cryptographic and other secure systems. The book does not contain reasoning about models and concentrates on refinement. The refinements are from abstract or high-level specifications to a level at which programming language code can be immediately derived by obvious translation from the last stage of the refinement process.

In [4], it was our aim to show that detailed models were useful. This allows designers to identify properties of their designs without the need to construct a system. This could well have economic advantages and might spark new and necessary work in the general area of operating systems. It was also argued in that book that the *post hoc* verification of systems, particularly critical systems and components such as kernels, was not a good solution to the problem of reliability; instead, we argued that a synthetic method was superior.

The main purpose of the book is to demonstrate that the refinement of formal specifications of (micro) kernels is possible and, moreover, quite tractable. This should be obvious, given the fact that it is possible to model a (micro) kernel formally. The refinement is a process of documentation, as well as proof and justification, so it is worthwhile to record it, thus adding weight to the argument at the start of [4].

A secondary purpose is to give examples of refinements that are larger than those we have found in the literature. There are issues raised by the refinement process that are never considered in the standard literature:

- How many refinements should complex operations receive?

- When should implicit preconditions be used?
- When is it worth relying on the properties of functional abstraction relations?

Some might now argue that this is not a complete specification and refinement because we have not included device drivers and low-level device-interface code. Some might even go as far as to claim that this is not possible because, for example, it involves bitmasks; it also requires processes to wait for flags to change state. It is our opinion that the formal specification of such things is possible; this opinion is based upon experience with small examples and with the specification of low-level operations (for example, the bitmap that is used as the basis for the semaphore table in the first refinement below; we also specified some generic device-handlers while writing [4] but they had to be omitted for reasons of time and space).

In any case, at this point, we cannot specify the actual pieces of hardware that might be controlled by this book's systems. For this reason, we have to be as generic as possible, so we have concentrated on the specification of portable systems. This does mean that we have ignored low-level issues. On the contrary, we felt it essential that context switches and other essential kernel operations should be included in the specification. The approach we have taken is that the hardware and instruction set is a given and cannot be further refined. One aim of the work reported here was to reduce the assembly language programming to the level of triviality, thus making it possible to encapsulate the assembly language in a couple of operations¹.

As can be seen from the specifications, interrupt-driven architectures are assumed, thus rendering the interface between the software and hardware specifications as small as possible. The context switch is thus reduced to a single instruction, one which raises an interrupt. The major part of the hardware specification is as generic as this. For the hardware architecture we have in mind, this is quite adequate and represents a reasonable specification of it; for other architectures (e.g., MIPS), it might be necessary to refine, perhaps, the high-level operations defined here.

By the publication of this book, we have shown that it is possible (and relatively easy) to specify small kernels and refine them to running code. What we have *not* done is try to specify a monolithic kernel such as the one used by Linux. One reason for this is that we do not care very much for the monolithic kernel for the reasons that it is too tempting just to add a feature to such a kernel on the grounds that there is nowhere else to put it (i.e., it is tempting not to solve a problem, just to throw things into the kernel); that is, the monolithic kernel does not require a clear separation of kernel versus non-kernel functionality. This lack of distinction has many implications for the performance of the resulting system. Instead, we prefer a smaller kernel that

¹ We write this as if assembly language were some kind of toxic material. There is no *a priori* reason why one cannot formally specify assembly-language programs, even though it is rarely done.

includes only those functions that are necessary. We prefer not to engage in further justification of our position; like many such debates, it is based upon a combination of technical and aesthetic factors.

1.1 Reasons for Selecting the Examples

This book contains the specification and refinement of two kernels:

1. A small and simple kernel.
2. A microkernel for cryptographic and other secure applications. This kernel is an instance of the *Separation Kernel* concept of Rushby [11].

The first kernel is related to the $\mu\text{C}/\text{OS}$ kernel of Labrosse [8], a kernel that has been employed in a number of real-time and embedded systems. The kernel specified and refined in this book is also a close relative of the first kernel model in our [4]².

Another reviewer complained that the specification we gave in another paper was too simple to be of any use in real systems. We need to address this point because it could be levelled by the same reviewer of this work. The small kernel that is refined in this book is similar to $\mu\text{C}/\text{OS}$ and other kernels for small systems. We have read the code of such systems, and also used them, over the period of a good many years. The kernels that we have looked at are not undergraduate exercises or simplified versions, they are *real* kernels that are used in *real* applications. The initial design of the small kernel is based upon this experience. It was intended that the level of functionality be such that it could be used with only minor modification (context switch and interrupt enable/disable operations) in a *real* application. The modifications expected require only minor modifications to the formal specification; the remainder would remain the same.

It is true that we have not included sophisticated real-time scheduling methods. However, the kernels that we have inspected and used do not contain them, either; to claim that we have an unrealistic, over-simplified system because it lacks some particular real-time scheduling algorithm appears unreasonable. It is also true that we have not included alarm timers. The reasons for this are that they are not always provided by the kernels that we have

² A reviewer of a paper we wrote on this kernel strongly objected to the use of the adjective (they said “term”) “real-time” in connection with this model. They claimed that the model could not be of a “real-time” system because it does not contain any temporal operators. There is a number of replies to this: (i) C and Ada are “real-time” programming languages but they do not contain temporal operators (and their formal semantics do not required them); (ii) there is a considerable number of small kernels similar to ours, $\mu\text{C}/\text{OS}$ being one example, that are used in the development of “real-time” systems. We have read the descriptions, specifications and code of quite a few of these systems and have failed to locate a single temporal operator.

examined or used and that they are not particularly difficult to specify and, therefore, to refine to code using the formal method. If we extend the small kernel, asynchronous events such as alarms will constitute the first extension.

In brief, the kernel is composed of the following components.

- A process representation (the process table).
- A scheduler based on a priority queue.
- Semaphores in a global semaphore table.
- A simple synchronous message-passing system.
- A mechanism for putting processes to sleep for a specified period of time. (There is no alarm mechanism in this kernel, however).
- A set of initialisation and interface routines so that user-supplied code can call kernel operations (i.e., perform system calls).

User processes execute in the same address space as the kernel. To produce a working system, the code for user processes is linked to that of the kernel and the result bootstrapped somehow (this is considered outside of the specification, being, really, a processor-specific matter). Storage must be allocated by the user. This implies that they must define a memory map when designing their system.

It seemed appropriate to select this kernel as the first example refinement because

- It is a relatively simple example of a kernel. It contains no storage management, device drivers or Interrupt-Service Routines (ISRs).
- It makes few assumptions about the hardware upon which it runs. Indeed, it is quite portable; only a relatively few lines of code need be changed when porting to another processor.

On the other hand, the very simplicity of this first kernel is a problem *precisely* because it is processor-independent. In particular, there are no device drivers and ISRs to specify (other than the simple one for the clock). The specification and refinements employ a hardware model that is relatively general and portable; indeed, it can be employed on a number of processors. However, the interrupt mechanisms of processors vary considerably, so the specification included here is tailored to the Intel IA32 architecture³.

We could have included specific hardware devices into the specification and its refinement just to show that it is possible. This was not done because we want this kernel to be portable and the inclusion of a specific device might have suggested that we were not being portable. In addition, we had already encountered space problems with this book and the inclusion of the description of a hardware device, its interface and the specification of its ISR

³ The MIPS has also been considered and would have been used. However, we found problems with the GNU C compiler for the simulated MIPS that we intended to use.

and driver would have caused us to omit the Separation Kernel’s specification, something we preferred not to do. We hope to specify a device’s support software elsewhere in the near future.

The second example is the Separation Kernel introduced by Rushby in 1981 [11] for secure systems. The Separation Kernel derives its name from the fact that user processes are separated from each other both in space and in time. This implies that the address spaces of all user processes are disjoint and that the time during which one process executes can be identified as being different from that during which any other user process executes. The Separation Kernel is intended as a simulation of a distributed system. In a distributed system, in theory, all processes execute on their own processor, thus affording disjointness of address space. In addition, the execution of one process occurs on a processor during a particular time but does not affect the execution of other processes on other processors. Thus, one can say that process P_1 executes on processor p_1 during the period $t_1 \dots t_n$, while process P_2 executes on processor p_2 during the period $t_i \dots t_m$.

The problem is to translate this scheme to uniprocessor systems. This can be done by ensuring that all address spaces are disjoint, say by means of segmentation. Temporal separation can be had by ensuring that only one process executes at any point in time. Temporal separation is easy to arrange on a sequential processor (indeed, it is so obvious a property that it can be a little hard to explain convincingly).

The reasons for including the Separation Kernel are as follows:

- It is a little-known architecture and its specification and refinement are novel.
- It is a simple architecture and is, thus, easy to specify and refine in a few pages.
- It is an architecture that was explicitly defined for applications that should demand a formal approach to software development. Indeed, the US National Security Agency has stated [10] that the formal specification of Separation Kernels is highly desirable.

The specification and refinement in this book follow the recommendations of the National Security Agency’s document [10]. The Separation Kernel proper is a microkernel that is formally specified. Upon the microkernel, there is a layer of so-called “trusted” code, principally device drivers and associated code. This trusted layer need not be formally specified but its specification, design and construction is carefully monitored so that it cannot engage in activities that would compromise the security of the system. Above this layer comes user-supplied code. This code is completely untrusted and can perform any activity and might be compromised in some way; although one might want this layer to be formally specified and tightly controlled, it is unlikely that it will be, at least in the near term. The overall architecture is depicted in Figure 1.1.




Fig. 1.1. *The NSA cryptographic architecture.*

The Separation Kernel itself is organised as follows (the reader will see that it is a simple structure):

- A process representation.
- A round-robin scheduler.
- Asynchronous inter-process message passing.
- Storage allocation mechanisms.

In addition, the specification includes:

- An interface for system calls from user processes.
- A collection of operations to support the construction of ISRs and device drivers.

These two last items are added so that the security of the system can be enhanced.

Our specification assumes that the processor upon which the microkernel executes supports segmentation. It was decided that virtual storage would not be included for the following reasons:

- Virtual storage requires some form of external store for page swapping. This would commit the specification to a particular hardware configuration, which was considered undesirable.
- It is possible in principle that external virtual storage can be attacked by malicious persons (e.g., corrupting or replacing pages). This was also considered undesirable.

It was, therefore, assumed that all user processes would reside in main storage and that they would be composed of two memory segments (the GNU C compiler generates two segments); they would be, in any case, memory resident. The kernel would also be memory resident. It would reside in segments that are disjoint from all others. Device drivers and ISRs are trusted code, so can be stored in the same segments as the kernel. This is more of an optimisation than anything else because it was considered that the time required to perform an address-space switch would not be tolerable for device-related code. Since this kind of code is trusted, it can be assumed that it will not interfere with the operations of the kernel (which is, in any case, an opaque chunk of code as far as they are concerned). The loading of user-process images into main store is something that we do not consider here (it is a matter that depends upon the hardware configuration); indeed, we have it in mind that the Separation Kernel would probably run on a co-processor. Finally, it was assumed that the processor would provide some mechanism for detecting illegal cross-segment references (segmentation errors) and that an ISR could be written to handle such references.

The assumptions of segmentation and cross-segment reference detection are reasonable. There are many processors supporting these features. The Intel IA32 and IA64 series of processors support them, for example.

For a full security kernel, it is necessary to write a formal security policy. This is an abstract model of the system that shows how violations of temporal and spatial separation are handled. This model has not been included in this book for the reason that it is not strictly relevant to the current task. However, readers should note that such a model for this specification is in the process of being documented and the relevant proofs are being undertaken.

1.2 Refinement Method

The method adopted in this book follows the conventional approach as defined by Spivery [12] and Woodcock and Davies [13].

First, an abstract specification is created, then a refined version (the *concrete* version) is created; the two are then related by the definition of an *abstraction relation*. Proofs are then undertaken to show that concrete operations represent abstract ones correctly. The concept of correctness reduces to showing the following two properties. First, the states in which an abstract operation can start are also, modulo the abstraction relation, those states in which the concrete one can start. Second, it is shown that if the abstract operation terminates in a state, s , then the concrete operation terminates in a state, s_c , that is related to s by the abstraction relation. In addition, a theorem is proved that the initialisation of the two state spaces are equivalent.

Once this has been completed, what was the concrete version becomes the new abstract version. A new concrete representation and abstraction relation are defined and the process iterates.

For the specifications in this book, some modules required no refinement, while others required two steps. In some cases, therefore, a state space was defined that does not require refinement; this is done when the state space consists of simple variables that are just updated by simple assignments. Example cases are the clock in the first refinement, parts of the scheduler in both refinements and the semaphore counter component in the first specification. In contrast, there are modules that required three refinement steps. It could be argued that two steps could be used instead. The reduction to two steps would, in our opinion, have made the refinement process less clear and clarity is an essential aspect of system design as well as documentation. The *PROCESSQUEUE* and *PRIOQUEUE* types both require two refinement steps: one from an abstract specification to an array-based representation and then to a representation based on the *next* attribute in the process table. The reader could try to refine the top-level specification to the one using *next*; it is certainly possible but, we consider, less clear than the three-step version.

In addition, the abstraction relation is an identity⁴. This makes proofs particularly simple. Indeed, because identity is a functional relation, the refinement process can be modified slightly, as outlined in [13]. Woodcock *et al.* show how the operation schemata can be calculated from the abstract specification and the abstraction relation. This has the implication that the proofs listed above need not be undertaken because they are guaranteed by the abstraction relation.

In this book, particularly in the first part, proofs are included; in the refinement of the separation kernel, some proofs are given but not others. In both exercises, the reader will see that the abstraction relations are all identities. We could have omitted the proofs in the refinement of the first kernel. We preferred not to do this for a number of reasons. First, we wanted to show how the full method operates on a scale somewhat larger than those usually found in the published literature. Second, we wanted to include proofs to counter the claim that they were either impossible, unintelligible or excessively complex; they are none of these and are all quite straightforward. In another of the kernel refinements that we have performed (but not published), some proofs did cause problems which were eventually resolved. Third, we also wanted to show how proofs are still possible even when working on conjoined state spaces. Fourth, undertaking a proof is a good way to gain a better understanding of the operation and it is also useful as a way of checking the abstract and concrete operation specifications as well as the abstraction relation. In another piece of work, we defined a concrete operation in a way that looked entirely sensible but it was found that it caused a revision of the abstraction relation which, it turned out, had not been properly thought out. Such errors or misconceptions should not be a cause for censure. Instead, they are valuable.

⁴ This is something that we have found in almost every refinement we have done over the last twenty-odd years.

In the refinement of the Separation Kernel, proofs of individual modules have been included. The two proofs associated with many of the complex operations (those defined over conjunctions of state spaces) are not included, even though they have been undertaken and recorded. One reason for this is space (the book would become excessively long); another is that too many obvious proofs become rather tedious and would put the reader off continuing. Finally, there is the reason that the proofs are not required because the abstraction relations are identities; the proofs of the components are given, so those of the complex operations can be derived in an obvious fashion.

Finally, as always, there is the matter of hardware. As in [4], we have treated the hardware as a given. For the purposes of refinement, this implies that it is a state space and set of operations that cannot be further refined. This does mean that the specification can appear a little low-level in places but, as usual, appropriate abstract operations are defined over the hardware state space (context switch, half context switch, raise interrupt and so on), so some measure of abstraction can be had. The approach adopted is, in any case, akin to that one must adopt when specifying software that interfaces to a pre-existent library or subsystem; the software external to the specification can only be treated as a given. In the case of system models, this implies that the properties of the external entity must be inferred. In the case of refinements, it implies that no further refinement can be undertaken (in any case, one has no control over pre-existent entities).

1.3 Code Production

This book does not contain any code that can be executed. There are examples of the translation between final refinements and Dijkstra's Guarded Command Language [6]. These translations are included to show just how close to a programming notation the refinements reach.

There is no C or Ada. The complete code is not included. The reason for this is that there is no space.

We are, at the time of writing, translating the final refinements of the simple kernel into code so that it can be executed. The first refinement is has been translated to GNU C compiler. The target hardware is the Intel IA32 Pentium processor. The translation is a simple matter given the detail of the final refinement. Once translated into C, the result is tested and is, in this case, fairly exhaustive. It is pleasing to report that the code passed all of the tests. Testing, we believe, should be a confidence-building part of the method; we are making relatively exhaustive tests in this case because of the nature and size of the problem. All modules have passed their tests first time, so the refinement process can be argued to have worked. The low-level operations included in the specification are coded in assembly language; this is, again, a relatively simple activity. At the time of writing, the implementation has yet to be completed.

1.4 Organisation of this Book

This book naturally falls into four main sections:

1. This introduction (Chapter 1).
2. The specification and formal refinement of a small kernel (Chapters 2 and 3).
3. The specification and formal refinement of a Separation Kernel (Chapters 4 and 5).
4. Concluding remarks (Chapter 6).

The two refinements are also accompanied by a short, informal, introduction that outlines the organisation of each kernel in high-level terms. The refinements are annotated in English; the main concern is to justify the decisions made in the face of alternatives.

1.5 Relationship to Other Work

It has been pointed out that other workers have produced models of operating systems. This was a fact known to us when [4] was written. What made us continue with that book was the fact that it was intended that proofs of many properties, some obvious, some less so would be included in the book. Comparing what we wanted to do with the published literature, we found that published material either lacked proofs altogether or did not contain the range that we intended to produce (typically the former); we also wanted to work in a framework that was not based upon temporal logic.

As far as we are aware, there is nothing in the literature on the formal refinement of operating system kernel code from a formal specification.

In the case of verification, if one single bit in the code is altered, the entire system must be re-verified. Furthermore, verification often involves taking an informally specified object and reconstructing a formal specification from it. Unless the original designers are part of the exercise, it does not appear possible to determine whether the result of verification really does conform to the design. This must be true even when design documents are available for, as is often stated, a natural-language specification leaves a considerable amount unspecified because of our understanding of language. On the other hand, and this is another frequently made point, formal specification captures specifications unambiguously. The formal specification and refinement process requires that everything be captured in documents. It is clear that, should a single bit of a formally specified program be altered, the program no longer conforms to the specification. Unlike verification, it is possible, in this case, to determine whether the change is significant or not. It is also possible to propagate design decisions through a formal specification without requiring the production of code (by its very nature, verification depends upon the existence of code).

The Simple Kernel's Organisation

The purpose of this chapter is to describe in informal terms the organisation and purpose of the “simple” kernel that is specified in the remainder of this chapter.

As noted in Chapter 1, the kernel specified in this chapter is intended for use, actual or otherwise, as the kernel of embedded and simple real-time systems. The kernel is similar to Labrosse's $\mu C/OS$ [8] and the first kernel modelled in [4]. This kernel was deliberately chosen as a link back to [4] and because we consider it important to demonstrate that this class of kernel can be formally specified and refined to working code.

In this kernel, each process has a unique identifier that is assigned to it by the kernel from a fixed set in a purely sequential fashion. The first process to be allocated is the *idle process*, the process that runs when no other processes are ready for execution; the second to be allocated will usually be the *initial process*, the process that creates all the other processes in the system (the model is *not* related to the one employed by Unix, it should be noted). Thereafter, the identifiers are allocated to processes in order of creation.

At present, each process has to make an explicit system call to obtain its identifier and there is no facility for determining, at runtime, the identifier of other processes (unless they, too, have determined their identity by means of the same system call). An obvious extension would be to make process identifiers available in a more usable way. Meanwhile, the mechanism specified here is workable.

The process representation is a set of mappings that are refined to vectors (one-dimensional arrays). The collection of these mappings is equivalent to the process table in other systems and we will refer to this collection of mappings as the *process table* or *PTAB* (this is the name of the state representation in the specification). The mappings are keyed by the identifier of the process and each mapping represents a different piece of information about the process.

In this kernel, the representation of processes is uniform in the sense that all processes are associated with the same kinds of information (in the other kernel specified in this book, there is a distinction imposed between different

types of process). In this kernel, processes are represented by the following information:

- *Stack pointer*. This is a pointer to the top of the process' stack. It is used when performing a context switch.
- *Priority*. This is a small integer value. Small negative values represent high priorities, while small positive values represent low priorities. The default value is 0. The priority is used to sort the scheduler's *ready queue* and is also used to determine whether or not to cause a context switch.
- *State*. This is an enumeration type. The value associated with each process denotes the current state of the process. The state is used by the scheduler when determining whether a context switch can be performed. It is also used to document the process; an extension to the system is the inclusion of an operation that obtains the states of all the processes in the system (an operation similar to the Unix `ps` operation).
- *Incoming Message*. Processes can communicate using synchronous messages. This mapping is used to hold the latest message that has been sent to each process. When there is no message to be received or a message has just been read by its receiver, the value of the mapping is *nullmsg*.
- *Waking Time*. Processes can perform a system call that makes them wait for a specified period of time. The process specifies the duration of its sleeping time. The value stored in this mapping is the sum of the current time and the time at which the process should wake up. When a process wakes up, it is returned to the scheduler's ready queue and can be executed at some subsequent time.

In many kernels, processes are represented by structures or blocks of storage; the Linux kernel [2], on the other hand, employs an array-based representation similar to the one adopted here. A block/structure-based representation can be specified in *Z* and would use promotion to include the structure in the containing table. This approach separates the refinement of the structure from that of the table. The refinement process employed here combines the refinement of the mappings.

There are arguments for and against the benefits of these representations. As far as we are can see, the arguments balance out and what is left is personal preference. In other kernel specifications, we have adopted the other representation to good effect; in the end, though, we just like the mapping- or vector-based implementation of the process table.

In addition, the process table contains a state variable, *used*. This contains the identifiers of those processes that have been allocated. If a process identifier is not in this set, it does not represent a process that currently exists in the system. This variable is refined to the *freechain*. The freechain is a chain of elements in a vector called *next*. If an element is in the freechain, it denotes a process that is not in the system; the identifier of the process is the index of the element in *next*.

The next major component is the scheduler. The scheduling régime is based on a simple priority queue with highest priority at the head. We refer to this queue as the *ready* queue. When a process is added to this queue, its priority is used to determine where it should be inserted.

The priority queue is first specified as a separate module, whose elements are in a variable called *pq*. For the specification of the scheduler proper, promotion is used so the refinement of the priority queue can proceed independently of that of the rest of the scheduler.

The priority queue is refined to a chain through the *next* PTAB map. This removes the need to allocate additional storage inside the kernel. The complexity of the chain operations is a little higher than those on a simple one-dimensional vector but it was employed here for the following reasons:

- It shows that such chaining can be handled formally.
- Chaining, as noted above, uses no more space in the kernel.

The scheduler proper contains three variables in addition to the ready queue. One variable contains the identifier of the *null process* so that it can be easily accessed when the scheduler determines that there is nothing to do.

The null process is included explicitly as a process for the following reasons:

- It can be removed in other versions of the system.
- Its behaviour can be altered from a completely null behaviour (an infinite loop with no body) to something else.

These modifications require trivial respecifications of the system.

The other variables contain the identifier of the process that is currently executing and that of the process that ran immediately before the current one. The identifier of the currently executing process is required by the scheduler when performing a rescheduler operation, as follows. A slightly simplified account of the scheduler's conditions for rescheduling are as follows. If a reschedule is to be performed and the following conditions are satisfied, the scheduler schedules another process and performs a context switch:

- There are processes in the ready queue.
- The priority of the current process is lower than that on the head of the ready queue.
- The state of the current process is not marked as *ready* or *running*.

If there are no processes in the ready queue, the idle process is run. If either of the other conditions is not satisfied, the current process is continued and no context switch is performed.

Keeping the current and previous process identifiers is also useful when performing the context switch because it allows the switching code to access process data. It is also useful when testing systems built using the kernel. In the current version, it allows the scheduler to access the stacks of the two processes.

The scheduler provides the following operations:

- An operation to initialise the various data structures. This is called on system start-up.
- An operation to schedule the next process (*SchedNext*).
- An operation that suspends its caller and schedules the next process. If there are no other processes in the ready queue, the idle process is run. The operation forces a context switch.

Processes can synchronise using semaphores. The kernel contains a single table that holds all the semaphores that can be used by processes. The size of the table is a compile-time constant. It is organised as a bit map. The semaphores held in the table are *counting* semaphores; this is no restriction upon the semaphores' behaviour because the semaphore type contains an initialisation variable that can be set to 1 for binary semaphores.

Semaphores are defined as a separate type. Semaphore operations are promoted by the table type. There are three operations provided by semaphores:

1. Initialise.
2. Allocate a semaphore if possible (if not, an error is reported).
3. Free a semaphore¹.
4. Signal (the *V* operation).
5. Wait (the *P* operation).

The refinement of the semaphore table to bit maps was performed in order to demonstrate that structures requiring "bit banging" can be specified formally².

Semaphores are implemented using promotion. The semaphore proper contains a counter and a FIFO queue. The queue is defined as a separate type and its operations are promoted by the semaphore, thus simplifying the refinement. The FIFO is, like the priority queue, refined to a chain through the *next* map in the process table. In this case, chaining was considered essential. This is because there could be many semaphores in the system. Each semaphore contains its own, independent, FIFO queue. If the FIFO were implemented as a vector, this would mean allocation of a vector of suitable size for each semaphore. The scheme adopted here has the advantages that the space is allocated once and that each FIFO can be of arbitrary length.

Processes can also communicate by the synchronous exchange of messages. When a process is ready to receive a message, it executes a system primitive and enters the *psreceiving* state and is suspended. It remains in that state

¹ No check on ownership is performed, so freeing someone else's semaphore is a neat way to cause trouble! In a more secure version, recording the ownership of resources would be a good idea.

² In other work, we have also attempted the specification of the kinds of operations required, for example, in controlling hardware devices. Device controllers typically require bits to be set and unset by controlling software; they are often cited as a problem for the formal approach. After a little thought, we found that there is no such problem—provided, that is, one thinks clearly about it.




Fig. 2.1. Organisation of the simple kernel.

until another process sends a message to it. When the message is received, the receiver's state is set to *psready* and it is put back into the scheduler's ready queue. If a process sends a message to a process that is not blocked in the *psreceiving* state, the system reports the fact and the sender must try again (this rather crude approach could be hidden inside a library routine).

The organisation of this kernel is shown in Figure 2.1.

The interface to the system's facilities are made as simple and direct as possible so that the result is reasonably fast. In addition, the kernel assumes that the code implementing processes is linked with the kernel to form a single, loadable image. Storage is allocated by the programmer; the kernel, as it stands, does not contain any storage-allocation code. Storage can be allocated as data structures in C or assembly code or can be allocated as part of the linkage process.

The specification defines system calls for many of the operations mentioned above. Included in the calls are the following:

- Create process.
- Terminate. This operation is used when a process needs to terminate itself (it should be the last operation performed by all processes except the initial one). The operation works by killing the currently active process.
- Get process identifier.
- Send a synchronous message.

- Receive a synchronous message.
- Allocate a semaphore; an identifier is returned.
- Deallocate a semaphore. The identifier returned by the allocation operation is used to identify the semaphore to be freed.
- Wait. The P operation on a semaphore.
- Signal. The V operation on a semaphore.
- Sleep. This causes the suspension of the caller for the specified period of time. When the time has elapsed, the caller is resumed.

Each system call works as follows. It first disables interrupts, then performs the operation and finally re-enables interrupts. Disabling interrupts ensures that the operation is indivisible. Most of the operations are quite short, so interrupt disabling should not cause too many problems (this is not a kernel for hard real-time processing, in any case).

The specification includes the mechanism for making processes sleep. This is another case in which a high-level specification is refined to a chain through the *next* vector in the process table. When processes are not sleeping, their *waking time* value is 0; when they are sleeping, the *waking time* value is greater than 0. This provides a quick check that a process is not asleep.

To make the sleep mechanism work, the specification contains a clock. The clock is intended to be implemented as an *Interrupt Service Routine (ISR)* or *interrupt handler*.

The clock should work as follows. On every interrupt from the real hardware clock, the clock ISR increments a *tick* variable. If there are t ticks each second, when $tick = t$, the time in seconds since boot time is incremented by one, as is a second variable that records the number of ticks since boot time. If the number of seconds since boot is $0 \bmod 60$, the minute counter is incremented by one; if the minute counter is $0 \bmod 60$, the hour counter is incremented by one. In the current version, the actual clock time is not recorded (this could be included with relatively little work but could involve a hardware dependency).

If the clock used by the processor ticks at a rate such as once every 100msec, the above scheme can be used. Unfortunately, some processors do not have such accommodating clocks. The Intel IA32, for example, has a clock that has a cycle of something like 18.4MHz, a rate that is not all that helpful for keeping the time. For the IA32, the clock ISR is activated on every clock interrupt, as usual. When activated, the ISR increments an activation counter. When the activation counter reaches a certain value, the *tick* counter is incremented, as above. The IA32 clock's rate is doubly awkward because it does not divide the second exactly, so either a little clock drift has to be tolerated or a correction must be made from time to time. In the specification here, drift is tolerated (it is an example, after all!)

Now, many readers will be wondering about the real hardware issues. In particular, how context switches are performed. Furthermore, nothing has been said about processor registers—the process context, in other words.

The answer is that we prefer to have as little as possible to do with the processor's low-level details! One reason for this is that it makes the kernel more portable (all the hardware-specific operations are firmly delineated). The low-level operations required are:

- Enable and disable interrupts. These operations are usually performed by one instruction each.
- A return from interrupt (*IRET*) is also required to terminate ISRs. This is also frequently implemented as one or two instructions (usually one but, on the MIPS, for example, interrupts must be re-enabled and the return has to be performed explicitly).
- A context switch. The scheme adopted in this specification is that the registers are stored on the top of the process stack. This has the advantage that there is no permanent store allocated in the process table for the register set; this also implies that it is not necessary, *a priori* to fix the number of registers in the process table.
- A “half-context switch”. This is used to set up the initial process' registers when creating it. This operation pushes one value (0) onto the initial process' stack when it is created. The reason for this is explained immediately below.

The context-switching scheme is also a fairly standard one. When the scheduler requires a context switch, it raises an interrupt. This interrupt is handled by an ISR that pushes the outgoing process' registers onto its stack and then pops the incoming process' registers from the stack. The ISR then immediately executes an *IRET* instruction and the incoming process is switched in.

Because the incoming process has been suspended using an interrupt, it will have the registers needed by the *IRET* instruction on its stack immediately below its other registers. This is clearly impossible if the process has never been interrupted, as is the case with the initial process. In this case, the stack must be set up so that the processor finds all the information it requires. To do this, dummy values are pushed onto the stack when creating the initial process. The *IRET* instruction needs to have an address to which control should be returned. Usually, this is the address of the instruction that was interrupted. In the case of the initial process, the address has to be its entry point.

On an Intel IA32, the above scheme is extremely easy to implement. The hardware pushes the return address and the flags register onto the interrupted process' stack when an interrupt occurs. The *pushad* instruction pushes the general-purpose registers onto the stack and the *popad* instruction pops them back. If the kernel executes within a single address space (as this one does), there is no problem with the scheme outlined above (the Separation Kernel in Chapter 5 uses multiple address spaces, so another approach is required).

On a MIPS, the scheme outlined above can still be used. However, it is up to the implementer to push and pop the registers. In addition, the return-from-interrupt operation must be implemented as a macro. First, the interrupt flag is reset; next, the instruction pointer in force when the interrupt occurred

must be fetched from a co-processor register and incremented by four (four bytes, i.e.) and stored in a register; finally, a jump-on-register instruction is executed, citing the register in which the old instruction pointer is stored.

Although a bit longer, the MIPS sequence is still comparatively simple. It is clear that it can be represented in Z with a little work. Because we are aiming our refinements and implementation at the IA32/64 (simply because we have them available), we have omitted a detailed specification of the context-switching operation. A specification for the MIPS (or any other processor like it, for that matter) would include the specification of the registers and the operations required to implement the push and pop operations, as well as the return-from-interrupt operation. This is not difficult; indeed, we undertook it when examining a refinement of this kernel to the MIPS processor³.

With this general outline of the kernel and the refinement out of the way, it is possible to progress to the specification and refinement proper. Both top-level specification and the various refinements are accompanied by a commentary to aid the reader's understanding.

³ We did this as an exercise in refining to a RISC machine to determine what the problems, if any, might be; as with the IA32/64, we were pleased to find that it was straightforward. Unfortunately, we do not have a MIPS or other RISC available so that we can run the result—perhaps, one day!

A Simple Kernel

The first specification and refinement is of a small kernel of the type often used in embedded and real-time systems. The kernel resembles Labrosse's $\mu C/OS$ [8] and the kernel of Chapter 3 of our [4].

The structure of the chapter is as follows. First, the types that are used throughout the specification and the refinement are defined.

Second, a specification of the hardware is given. This specification is at a relatively high level but could be refined to a lower one. The specification is aimed at an Intel IA32 implementation but should be sufficiently general to change to another architecture.

Third comes the specification and refinement of the kernel proper. This part occupies the vast majority of the chapter. Each major component is specified and then refined; this constitutes a section of the chapter. Refinements constitute a subsection and usually consist of the refined state space and operations followed by the abstraction relation; in some cases, where it seems more appropriate, the abstraction relation comes before the refined operations. The relevant proofs come at the end of each section. In a couple of cases, proofs are included within the statement of the refined operations.

3.1 Types

In this section, the major types are defined. As noted above, the types defined here are used throughout the rest of this chapter.

First, the *PID* and *GPID* types are defined. These types are used to name processes. The *PID* type is a subrange type with range *minpid* to *maxpid*, while *GPID* extends *PID* by the addition of the *nullpid*. The *nullpid* is defined below and represents the null process. The *null* process should not be confused with the *idle* process; the former is intended to be a null reference, while the latter merely does nothing while it executes—it is executed when the processor has nothing to do. The *idle* process has a normal process identifier (an element of *PID*) and is allocated at system startup time.

$$PID \hat{=} \text{minpid} .. \text{maxpid}$$

$$GPID \hat{=} \{\text{nullpid}\} \cup PID$$

$\text{nullpid} : \mathbb{N}$	
$\forall p : PID \bullet$	$p < \text{nullpid}$

The null value is usually the least element or somewhere in the middle. However, in a implementation using C vectors, indexing is zero-based, so the natural choice of zero is not available. The actual choice of value for *nullpid* is, in any case, arbitrary; what must be ensured is that there is no way in which *nullpid* can be confused with a valid value.

The *PSTATE* type is defined next.

$$PSTATE ::= \begin{array}{l} psterm \\ | \text{psrunning} \\ | \text{psready} \\ | \text{pswaitsema} \\ | \text{pssleeping} \\ | \text{pssending} \\ | \text{psreceiving} \end{array}$$

This type represents the state of processes. A process can be in exactly one state at any time. The names denote states:

- State *psterm* denotes the *terminated* state.
- State *psrunning* is the state of a process that is currently executing.
- State *psready* is the state of a process that is ready to execute but not yet executing.
- State *pswaitsema* is the state of a process that is waiting on a semaphore.
- State *pssleeping* is the state of a process that is in a sleeping state (i.e., is waiting for a timer to expire before it can resume execution).
- State *pssending* is the state of a process that is sending a message (this might involve the process being suspended before the message can be exchanged).
- State *psreceiving* is the state of a process that is ready to receive a message.

The next definitions concern process priorities. Priorities are defined in terms of the range *maxprio* .. *minprio*, with smaller values denoting higher priorities.

$\text{minprio}, \text{maxprio} : \mathbb{Z}$	
---	--

The type denoting process priorities is *PPRIO*.

$$PPRIO == \text{maxprio} .. \text{minprio}$$

The type representing messages is, for simplicity, defined as atomic.

[*MSG*]

The *MSG* type includes a value denoting the null message:

| *nullmsg* : *MSG*

It will be necessary to access components of elements of *MSG*. It is common, for checking purposes, to require access to the sender (*msgsrc*) and destination (*msgdest*) of a message; in addition, the *msgsize* function returns the size of a message

| *msgsrc* : *MSG* → *PID*
 | *msgdest* : *MSG* → *PID*
 | *msgsize* : *MSG* → \mathbb{N}

The *WORD* type denotes the contents of a word of storage.

[*WORD*]

Addresses in the store are represented by the *ADDR* type.

ADDR == *nulladdr* .. *maxaddr*

Addresses are defined in terms of a range. The lower bound, *nulladdr* is address zero.

<i>nulladdr</i> : \mathbb{N} <i>maxaddr</i> : \mathbb{N}
<i>nulladdr</i> = 0 <i>nulladdr</i> < <i>maxaddr</i>

A representation is also required for time. This representation is called *TIME*. It is defined as a synonym for the naturals. Time can be assumed, for now, to start when the system is started.

TIME == \mathbb{N}

Finally, the *SYSERR* type is defined. This type defines the values of the error variable set by various system components. When all is well, the error variable is set to *sysok*; when an error has occurred, the variable is set to another value.

SYSERR ::= *sysok*
 | *pdinuse*
 | *unusedpd*
 | *ptabfull*

```

| emptyqueue
| schedqfull
| schedqempty
| alreadyasleep
| toomanysleepers
| notallocsema
| nofreesemas
| procalreadyhasmsg
| destinationnotrcving
| badmsgdestination
| nomsg

```

The interpretation of the values are:

- Value *pdinuse* denotes the state in which a process descriptor (process identifier) is already in use;
- Value *unusedpd* denotes the state in which a reference has been made to a process descriptor that is not in use.
- Value *ptabfull* denotes the state in which no more process descriptors can be allocated.
- Value *emptyqueue* denotes the state in which a queue of processes is empty and an attempt to dequeue a process has taken place.
- Value *schedqfull* denotes the state in which the scheduler's ready queue is full.
- Value *schedqempty* denotes the state in which the scheduler's ready queue is empty.
- Value *alreadyasleep* denotes the state in which an attempt is made by a process to enter a sleep state but that process is already marked as being asleep.
- Value *toomanysleepers* denotes the state in which there are too many processes in the sleep list.
- Value *notallocsema* denotes the state in which an attempt has been made to access a semaphore that has not been allocated.
- Value *nofreesemas* denotes the state in which no more semaphores can be allocated.
- Value *procalreadyhasmsg* denotes the state in which a receiving process already has an incoming message but has not yet processed it (thereby freeing its incoming-message slot).
- Value *destinationnotrcving* denotes the state in which the intended destination of a message is not currently in the state to receive it. The sender should wait until later.
- Value *badmsgdestination* denotes the state in which the destination process of a message does not exist.
- Value *nomsg* denotes the state in which there is no message in the incoming-message slot when an attempt to receive a message is made.

This section concludes with the definition of three schemata that are used in generic error situations.

When all is well, the *SysOk* schema sets the error variable, *serr!*, to *sysok*.

<i>SysOk</i>
<i>serr!</i> : <i>SYSEERR</i>
<i>serr!</i> = <i>sysok</i>

The following operation tests *err* to determine whether it is *sysok*.

<i>IsSysOk</i>
<i>err</i> : <i>SYSEERR</i>
<i>err</i> = <i>sysok</i>

This operation is used to re-direct the value of *serr!*. It is intended that *terr?* should be renamed when using this schema.

<i>ReturnSysError</i>
<i>terr?</i> : <i>SYSEERR</i>
<i>serr!</i> : <i>SYSEERR</i>
<i>serr!</i> = <i>terr?</i>

3.2 Hardware

The reader is warned that this section is heavily influenced by the Intel IA32/64 architecture.

First, a type is defined to denote the values *on* and *off*. This type is to be the value of the interrupt status flag (the “interrupt flag”).

$ONOFF == off \mid on$

The processor implements a finite number of interrupt types, each denoted by a small integer in the range *minintno* to *maxintno*.

<i>minintno</i> , <i>maxintno</i> : \mathbb{N}
<i>minintno</i> < <i>maxintno</i>

A type, *INTRPTNO* is defined to represent the interrupt number.

$INTRPTNO == minintno .. maxintno$

The hardware state is represented by the following schema.

HARDWARE

genregs : *REGID* → *WORD*
intflg : *ONOFF*
intno : *INTRPTNO*

The hardware has a set of general-purpose registers, *genregs*, an interrupt flag, *intflg* and a number denoting the current interrupt (if there is one), *intno*. In a fuller model, *intno* would be used to activate the appropriate interrupt service routine. Here, it is used just to provide a parameter to the operation that raises software interrupts. The general-purpose registers, *genregs*, is a function from register identifier, *REGID*, to a value (represented as a single word).

First of all, we need operations to enable and disable interrupts. First, the operation to enable interrupts is defined.

EnableInts

Δ *HARDWARE*

intflg' = *on*

Next, the operation that disables interrupts is defined.

DisableInts

Δ *HARDWARE*

intflg' = *off*

Since these operations do not refer to the before state, their precondition is *true*.

The above operations merely operate on the interrupt flag in the simplified hardware models.

A *Return From Interrupt* instruction is assumed. On many processors, this operation corresponds to a single instruction, often called *rti*. Amongst other things, this operation disables interrupts, increments the program counter so that it points to the instruction after the one that caused the interrupt and restores it to the hardware so that execution can continue. Since much of this is internal to the processor, we only specify it in outline.

ReturnFromInterrupt $\hat{=}$

...
 §*EnableInts*

The process table, *PTAB*, is the structure maintained by the kernel to represent processes. Processes are represented as a collection of data items that collectively represent a process. As far as the hardware is concerned, it is necessary for each process' current stack top pointer to be stored in the

process table. The reason for this is that, between activations, the values of the registers belonging to a process are stored on top of the stack.

$PTAB$ \vdots $stacktop : PID \leftrightarrow ADDR:$
\vdots $dom\ stacktop = used$ \vdots

When a context switch occurs, the registers belonging to the outgoing process are pushed onto its stack. Then the registers of the incoming process are popped off its stack.

$ContextSwitch$ $\Delta HARDWARE$ $\Xi PTAB$ $inpid?, outpid? : PID$
$pushregs(stacks(outpid?))$ $popregs(stacks(inpid?))$

where $pushregs$ is an operation that pushes all (necessary) registers onto the stack pointed to by $stacks(outpid?)$ and $popregs$ pops the equivalent registers from the stack pointed to by $stacks(inpid?)$. This is an old technique for storing registers; it has the enormous advantage that it does not require storage in the process table. It has another advantage: the registers are always in an easily accessible location and access to them is relatively cheap.

Because of the architecture of most processors, we are compelled to assume that there will always be sufficient space on the outgoing process' stack to hold all the necessary registers. This is, however, a matter for the programmer. Furthermore, nowhere is the size limit for the stack saved, so it is not possible to determine whether there is any space available; even if there were, the test might be too expensive to apply, so we are left where we began.

The precondition of $ContextSwitch$ could be $true$ or it could be

$$\text{pre } ContextSwitch \hat{=} \{inpid?, outpid?\} \subseteq used$$

The process is only partially complete at this point. When the first process is executed, where do the outgoing registers come from? To solve this problem, we define the following operation

HalfContextSwitch $\Delta \text{HARDWARE}$ $\exists \text{PTAB}$ $\text{inproc?} : \text{PID}$
$\text{pushregszero}(\text{stacks}(\text{inproc?}))$

where pushregszero is a function that pushes one zero on the stack pointed to by $\text{stacks}(\text{inproc?})$ for every register that must be used by the process inproc? .

Finally, it is assumed that when a context switch is to occur, an interrupt is raised. On many processors, when an interrupt is raised, the program counter of the interrupting process is stored on the stack. On other processors, the program counter is stored in a well-defined location, usually in a designated register (as it is on MIPS processors). In order to complete the specification of the context switch, it is necessary to define an operation that raises the interrupt (RaiseInterrupt).

RaiseInterrupt $\Delta \text{HARDWARE}$ $\text{ino?} : \text{INTRPTNO}$
$\text{intno}' = \text{ino?}$

Note that we say nothing about how the hardware responds to this. The precondition of this operation is true , as the following calculation shows. First,

$$\exists \text{HARDWARE}' \bullet \\ \text{intno}' = \text{ino?}$$

This then becomes

$$\exists \text{genregs}' : \text{REGID} \rightarrow \text{WORD}; \text{intflg}' : \text{ONOFF}; \text{intno}' : \text{INTRPTNO} \bullet \\ \text{intno}' = \text{ino?} \wedge \\ \text{genregs}' = \text{genregs} \wedge \\ \text{intflg}' = \text{intflg}$$

Using the one-point rule, this simplifies to

$$\exists \text{genregs}' : \text{REGID} \rightarrow \text{WORD}; \text{intflg}' : \text{ONOFF}; \text{intno}' : \text{INTRPTNO} \bullet \\ \text{ino?} = \text{ino?} \wedge \\ \text{genregs} = \text{genregs} \wedge \\ \text{intflg} = \text{intflg}$$

This is clearly equivalent to true , so we can state

$$\text{pre } \text{RaiseInterrupt} \hat{=} \text{true}$$

To cause a context-switching interrupt, the following operation is invoked

$$\begin{aligned}
 CTXTSW \hat{=} & \\
 & \exists \textit{ino} : INTRPTNO \mid \textit{ino} = \textit{context_switch} \bullet \\
 & \quad \textit{RaiseInterrupt}[\textit{ino}/\textit{ino}?]
 \end{aligned}$$

This expands into

$ \begin{aligned} & \textit{CTXTSW} \\ & \Delta \textit{HARDWARE} \end{aligned} $
$\textit{intno}' = \textit{context_switch}$

In this case, too, the precondition is

$$\textit{pre CTXTSW} \hat{=} \textit{true}$$

This fact saves a good deal of work when defining the scheduler's main operation.

When the interrupt occurs, the ISR performs the following operations

$$\begin{aligned}
 CTXTSWISR \hat{=} & \\
 & \textit{ContextSwitch} \circledast \textit{ReturnFromInterrupt}
 \end{aligned}$$

This operation calls the context switch to push the outgoing process' registers onto its stack. The outgoing process was the one that was executing before the context switch occurred, so its program counter will be pushed onto the stack by the *CTXTSW* operation. The incoming process will have had its stack organised by the *CTXTSW* operation, so we can expect its stack to have its registers at the top and its program counter underneath. By popping the registers, the stack is left in the state required by the *ReturnFromInterrupt*. In this case, however, control is passed to the incoming process, not to the one that caused the interrupt.

Although the principle of the above is quite general, it assumes that there is a *rti* instruction and that the stack contains the program counter on interrupt. These assumptions are not universal. There are processors that only push the interrupted process' program counter on the stack; there are processors that store the interrupting process' program counter in a register. MIPS does this and MIPS requires the programmer to increment the program counter themselves; its equivalent of the *rti* instruction just clears the interrupt flag. In the case of MIPS, therefore, a little more work must be done than we have outlined here.

The ISR for the half context switch also needs to find a program counter on the incoming process' stack. Since the process has not executed yet, so the stack has to be pre-loaded with program counter and default values for the other data that is pushed by the raise interrupt operation. The program counter value will be the entry point of the first process.

In a similar fashion, when a process is run for the first time, there is no program counter for it. In this case also, the program counter's value should be the entry point to the main procedure in the process.

3.3 The Process Table

In the last section, reference was made to the *Process Table*, a data structure maintained by the kernel to represent the processes it currently contains. Here, the process table, *PTAB*, and the operations required to support it, are defined.

First, the error schemata are defined.

The first operation is used to set the error flag when a process descriptor is unused and something wants to operate on it.

<i>UnusedPD</i>
$serr! : SYSERR$
$serr! = unusedpd$

The next schema represents the operation that records the error state when a process descriptor is in use and an attempt to allocate it again is made.

<i>PDInUse</i>
$serr! : SYSERR$
$serr! = pdinuse$

The final schema represents the operation to set the error value when the process table is full.

<i>PTABFull</i>
$serr! : SYSERR$
$serr! = ptabfull$

3.3.1 Top Level

Now, the state schema for the process table is defined.

<i>PTAB</i>
$used : \mathbb{F} PID$
$prio : PID \leftrightarrow PPRIO$
$state : PID \leftrightarrow PSTATE$
$stacktop : PID \leftrightarrow ADDR$
$msg : PID \leftrightarrow MSG$
$wakingtime : PID \leftrightarrow TIME$
$used = \text{dom } prio$
$\text{dom } prio = \text{dom } state$
$\text{dom } prio = \text{dom } msg$
$\text{dom } prio = \text{dom } wakingtime$
$\text{dom } prio = \text{dom } stacktop$

The *used* variable records the identifiers of those processes currently in the system. Each process in *used* has a priority that is represented by *prio* and a state that is represented by *state*. A pointer to the top of each process' stack is represented by *stacktop*. Processes are permitted to communicate using messages, following a synchronous régime, and messages, when received, are stored in *smsg*. Processes are each associated with a value that denotes the period, expressed in seconds, that it is to be suspended on a timer queue; when the period expires, the process is made ready for execution. By default, a process that is not sleeping is assigned a *wakingtime* value of 0 (zero).

When allocating process identifiers, it is useful to know which identifiers are free and which are used. Since *PID* is finite and $used \subseteq PID$, we can define *free* as:

$$PID \setminus used = free$$

This definition will make refinement considerably easier. It will also help in reasoning about the process table.

The process table is initialised by the following operation. Initialisation consists simply of setting *used* to empty. Since the domains of the partial functions comprising the rest of the *PTAB* schema are identical to *used*, this implies that the domains of these functions is also \emptyset .

<i>PTAB</i> Init
$\Xi PTAB'$
$used' = \emptyset$

The *UsedPID* schema defines an operation that is true when the input, $p?$, is an element of *used*. When this is the case, $p?$ refers to a known process (i.e., one that is present in the system).

<i>UsedPID</i>
$\Xi PTAB$
$p? : PID$
$p? \in used$

The next operation is true when there are process identifiers that can be allocated.

<i>GotFreePIDs</i>
$\Xi PTAB$
$used \subset PID$

Note that $\emptyset \subset PID$. In this case, there are no allocated *PIDs*. If $used = PID$, then $used \subset PID$ is false and there are no free elements of *PID*. This scheme is used because process identifiers are cycled in the sense that a single identifier

can be allocated (i.e., denoting some process) at one time and unallocated (i.e., denoting no process) at another time. This is similar to the cycling indices when process identifiers are represented by array indices. The operation to allocate a process identifier is the following:

AllocPID <hr/> $\Delta PTAB$ $p! : PID$ <hr/> $p! \notin \text{used}$ $\text{used}' = \text{used} \cup \{p!\}$

By the definition of *free*, $p! \notin \text{free}$ follows from the predicate of *AllocPID*'s schema.

When deallocating or freeing a process identifier, the *FreePID* operation is employed.

FreePID <hr/> $\Delta PTAB$ $p? : PID$ <hr/> $\text{used}' = \text{used} \setminus \{p?\}$

The definition of *free* permits the inference from the schema of *FreePID* that $p? \in \text{free}'$, or that $p?$ is an element of *free* in the after state of this operation.

The lowest level of process descriptor allocation is the creation of the initial representation of the process. When a process is created, an identifier is allocated and some basic information about it is recorded in the process table. This second part of the operation is captured by *AddPDESC*.

AddPDESC <hr/> $\Delta PTAB$ $p? : PID$ $st? : PSTATE$ $pr? : PPRIO$ <hr/> $\text{prio}' = \text{prio} \cup \{p? \mapsto pr?\}$ $\text{state}' = \text{state} \cup \{p? \mapsto st?\}$ $\text{msg}' = \text{msg} \cup \{p? \mapsto \text{nullmsg}\}$ $\text{wakingtime}' = \text{wakingtime} \cup \{p? \mapsto 0\}$
--

It is clear that $p? \in \text{used}$ is required. It can also be seen that the default value for *wakingtime* is used to denote the fact that $p?$ is not currently sleeping.

The full operation to create a representation of a process within the process table is the following.

$$\begin{aligned}
AddPD \hat{=} & \\
& ((GotFreePIDs \wedge AllocPID)_g \\
& \quad (\neg UsedPID[p!/p?] \wedge AddPDESC[p!/p?] \wedge SysOk) \\
& \quad \vee PDInUse) \\
& \vee PTABFull
\end{aligned}$$

First, a test is performed to determine that the process table is not empty. If this is the case, a process identifier is allocated and a check is made to determine whether the newly allocated identifier is currently in use (if it is, something serious has gone wrong, perhaps an attack—we do not deal with such matters in this system but we do record the fact). If all is well, basic information about the process is recorded in the process table and *sysok* is returned.

This expands into:

$ \begin{aligned} & AddPD \\ & \Delta PTAB \\ & p! : PID \\ & pr? : PPRIO \\ & st? : PSTATE \\ & serr! : SYSERR \\ & ((used \subset PID \wedge \\ & \quad p! \notin used \wedge used' = used \cup \{p!\} \wedge \\ & \quad p! \in used' \wedge prio' = prio \cup \{p! \mapsto pr?\} \wedge \\ & \quad state' = state \cup \{p! \mapsto st?\} \wedge msg' = msg \cup \{p! \mapsto nullmsg\} \wedge \\ & \quad wakingtime' = wakingtime \cup \{p! \mapsto 0\} \wedge \\ & \quad serr! = sysok) \\ & \vee serr! = pdinuse) \\ & \vee serr! = ptabful \end{aligned} $

For the purposes of refinement, it is necessary to calculate the precondition of this operation. It is

$$\begin{aligned}
pre\ AddPD \hat{=} \\
used \subset PID
\end{aligned}$$

It is equivalent to

$$PID \setminus used \neq \emptyset$$

and to

$$used \neq PID$$

When a process terminates, its descriptor must be removed from the system. The *DelPD* operation does this.

$$\begin{aligned}
DelPD &\hat{=} \\
&(UsedPID \wedge FreePID \wedge SysOk) \\
&\vee UnusedPD
\end{aligned}$$

The deletion of process descriptors is simplified by the fact that the domain of each of the maps that constitute its representation is identical to *used*. Therefore, by deleting the process identifier from *used*, it is also removed from the other domains.

The *DelPD* operation expands into:

$ \begin{aligned} &DelPD \\ &\Delta PTAB \\ &p? : PID \\ &serr! : SYSERR \end{aligned} $
$ \begin{aligned} &(p? \in used \wedge \\ &\quad used' = used \setminus \{p?\} \wedge \\ &\quad serr! = sysok) \\ &\vee serr! = unusedpd \end{aligned} $

The precondition of *DelPD* is given by

$$\begin{aligned}
pre\ DelPD &\hat{=} \\
&\exists PTAB' \bullet p? \in used
\end{aligned}$$

The next few operations are required to read and write the attributes that comprise the representation of a process. The attributes of interest here are *prio*, *state* and *wakingtime*. In the case of *state*, there are operations that set the state to specific values; later in this specification, there will be other such operations defined. The structure of the operations is very much as one would expect, given the definition of the types in question. For this reason, little is said about the details.

$ \begin{aligned} &ProcPrio \\ &\Xi PTAB \\ &p? : PID \\ &pr! : PPRIO \end{aligned} $
$pr! = prio(p?)$

$ \begin{aligned} &SetProcPrio \\ &\Delta PTAB \\ &p? : PID \\ &pr? : PPRIO \end{aligned} $
$prio' = prio \oplus \{p? \mapsto pr?\}$

$\underline{ProcState}$ $\Xi PTAB$ $p? : PID$ $st! : PSTATE$
$st! = state(p?)$

$\underline{SetProcState}$ $\Delta PTAB$ $p? : PID$ $st? : PSTATE$
$state' = state \oplus \{p? \mapsto st?\}$

It is useful to have operations that set the value of *state*. The most useful is the one that sets the state to *psready* (this operation is applied when a process enters the scheduler's ready queue).

$$\begin{aligned}
 \underline{SetProcessStateToReady} &\hat{=} \\
 &\exists st : PSTATE \mid st = psready \bullet \\
 &\quad \underline{SetProcState}[st/st?]
 \end{aligned}$$

It expands into

$\underline{SetProcessStateToReady}$ $\Delta PTAB$ $p? : PID$
$state' = state \oplus \{p? \mapsto psready\}$

$\underline{SetWaitingTime}$ $\Delta PTAB$ $p? : PID$ $t? : TIME$
$wakingtime' = wakingtime \oplus \{p? \mapsto t?\}$

$\underline{WaitingTime}$ $\Xi PTAB$ $p? : PID$ $t! : TIME$
$t! = wakingtime(p?)$

3.3.2 Refinement One

In this refinement, a free chain of process descriptors is introduced. This is used to allocate and free descriptors. At present, the free chain is defined in terms of an additional function, *freech*; in the next subsection, the free chain is refined to the *next* chain that forms part of *PTAB*.

The state representation for the refined process table, *PTAB1*, is as follows.

$PTAB1$ <hr/> $ \begin{aligned} & hdfree, endfree : GPID \\ & freech : PID \mapsto GPID \\ & prio1 : PID \rightarrow PPRIO \\ & state1 : PID \rightarrow PSTATE \\ & msg1 : PID \rightarrow MSG \\ & stacktop1 : PID \rightarrow ADDR \\ & wakingtime1 : PID \rightarrow TIME \end{aligned} $ <hr/> $ \begin{aligned} & hdfree = nullpid \Leftrightarrow endfree = nullpid \\ & hdfree = nullpid \Leftrightarrow \text{dom } freech = \emptyset \\ & hdfree \neq nullpid \Leftrightarrow \text{dom } freech \neq \emptyset \\ & hdfree \neq nullpid \Leftrightarrow hdfree \in \text{dom } freech \\ & hdfree \neq nullpid \Leftrightarrow endfree \in \text{dom } freech \\ & hdfree \neq nullpid \Leftrightarrow freech(endfree) = nullpid \end{aligned} $
--

First, it should be noted that *prio1*, *state1* and *wakingtime1* are similar to those in *PTAB*; in *PTAB*, these variables are partial functions, while here they are total functions. This clearly has implications for the domain constraint on them that was used so successfully in the specification of *PTAB*.

The other point of interest is the representation of the free chain. We use two variables, *hdfree* and *endfree* to denote the first and last elements of the chain. So that an empty chain can be represented, these variables are of type *GPID*, so can be assigned to the value *nullpid*. The main part of the chain is represented by the (finite) partial injection *freech*. For the reason that *freech* is an injection, it follows immediately that it is 1-1; for the reason that *freech* is partial, it allows some elements of *PID* to be absent from its domain. When the freechain is empty, $\text{dom } freech = \emptyset$. An empty free chain implies that there are no more process identifiers to allocate. This is the central point of the initialisation operation for *PTAB1*:

$PTAB1Init$ <hr/> $PTAB1'$ <hr/> $ \begin{aligned} & hdfree' = minpid \wedge endfree' = maxpid \\ & \forall p : PID \bullet \\ & \quad (p = maxpid \Rightarrow freech'(p) = nullpid) \wedge (p < maxpid \Rightarrow freech'(p) = p + 1) \end{aligned} $

This operation merely sets *freech* to map to the next process identifier (second conjunct). The last proper process identifier is mapped to *nullpid* by the first conjunct.

The following operation corresponds to *UsedPID*. It employs the same logic as in the case of *PTAB*: a process identifier is used iff it is not free. Here, free is equivalent to being in the free chain, or, more precisely, in the domain of the *freech*.

UsedPID1 <hr/> $\exists PTAB1$ $p? : PID$ <hr/> $p? \notin \text{dom } freech$

The next operation could be defined in terms of $\text{dom } freech$. However, it is somewhat more useful to use *hdfree*. The invariant of *PTAB1* states that $hdfree = nullpid \Leftrightarrow endfree = nullpid$, and that $hdfree = nullpid \Leftrightarrow \text{dom } freech = \emptyset$. This permits a good deal of simplification so that the following schema is obtained.

GotFreePIDs1 <hr/> $\exists PTAB1$ <hr/> $hdfree \neq nullpid$

Using the invariant, the predicate of this schema implies that $endfree = nullpid$ and $\text{dom } freech = \emptyset$, so there can be no free identifiers.

The next operation allocates a new process identifier from the free chain.

AllocPID1 <hr/> $\Delta PTAB1$ $p! : PID$ <hr/> $p! = hdfree$ $freech' = freech \triangleleft \{p!\}$ $hdfree' = freech(hdfree)$

First, the next free identifier is the value of *hdfree*, so it can be made the output variable, *p!*. The value of *hdfree* must be updated to $freech(hdfree)$, so that $hdfree'$ is the successor of *hdfree* in *freech*. It is also necessary to remove *hdfree* or *p!* from *freech*; *p!* is a domain element of *freech*, so the \triangleleft operation suffices to remove it from *freech*. It should be noted that, since *p!* is *hdfree*, it can only occur in the domain of *freech*, so the domain subtraction operation is adequate and there is no requirement to remove *p!* from the codomain.

This operation corresponds to *AddPDESC*. The correspondence should be clear.

AddPDESC1

 $\Delta PTAB1$ $p? : PID$ $pr? : PPRIO$ $st? : PSTATE$ $prio1' = prio1 \oplus \{p? \mapsto pr?\}$ $state1' = state1 \oplus \{p? \mapsto st?\}$ $wakingtime1' = wakingtime1 \oplus \{p? \mapsto 0\}$

The following operation corresponds to *AddPD*.

 $AddPD1 \hat{=}$ $((GotFreePIDs1 \wedge AllocPID1)$ $\quad \mathfrak{g}(UsedPID1[p!/p?] \wedge AddPDESC1[p!/p?]) \wedge SysOk)$ $\quad \vee PDInUse$ $\vee PTABFull$

This expands into:

AddPD1

 $\Delta PTAB1$ $p! : PID$ $serr! : SYSERR$ $((hdfree \neq nullpid \wedge$ $\quad p! = hdfree \wedge freech' = freech \triangleleft \{p!\} \wedge$ $\quad hdfree' = freech(hdfree)) \wedge$ $\quad (p! \notin \text{dom } freech' \wedge$ $\quad \quad prio1' = prio1 \oplus \{p! \mapsto pr?\} \wedge$ $\quad \quad state1' = state1 \oplus \{p! \mapsto st?\}) \wedge$ $\quad \quad smsg1' = smsg1 \oplus \{p! \mapsto nullpid\} \wedge$ $\quad \quad wakingtime1' = wakingtime1 \oplus \{p! \mapsto 0\} \wedge$ $\quad \quad serr! = sysok)$ $\quad \vee serr! = pdinuse$ $\vee serr! = ptabfull$

Using the fact that $\text{pre}(A \vee B) \Leftrightarrow \text{pre } A \vee \text{pre } B$, we can omit $serr! = ptabfull$ immediately. In addition, the assignments $serr! = unusedpd$ and $serr! = sysok$ contribute nothing to the precondition and can also be omitted.

The precondition of *AddPD1* is required so that refinement proofs can be undertaken.

$$\begin{aligned}
\text{pre } \text{AddPD1} &\hat{=} \\
&\exists PTAB1'; p! : PID \bullet \\
&\quad \text{hdfree} \neq \text{nullpid} \wedge \\
&\quad p! = \text{hdfree} \wedge \\
&\quad \text{freech}' = \text{freech} \triangleleft \{p!\} \wedge \\
&\quad \text{hdfree}' = \text{freech}(\text{hdfree}) \wedge \\
&\quad (p! \notin \text{dom freech}' \wedge \\
&\quad \quad \text{prio1}' = \text{prio1} \oplus \{p! \mapsto pr?\} \wedge \\
&\quad \quad \text{state1}' = \text{state1} \oplus \{p! \mapsto st?\})
\end{aligned}$$

This simplifies to:

$$\begin{aligned}
\text{pre } \text{AddPD1} &\hat{=} \\
&\text{hdfree} \neq \text{nullpid} \wedge \\
&\text{hdfree} \notin \text{dom}(\text{freech} \triangleleft \{\text{hdfree}\}) \wedge
\end{aligned}$$

It is equivalent to

$$\text{hdfree} \neq \text{nullpid}$$

The next few schemata define operations over the free chain. The purpose of defining these operations is to make manipulation of the free chain somewhat easier.

The first schema defines a predicate that is true when the free chain is empty.

$ \begin{aligned} &\text{EmptyFreeChain1} \\ &\exists PTAB1 \\ &\text{dom freech} = \emptyset \end{aligned} $

The next schema defines an operation that adds an element to the end of the free chain.

$ \begin{aligned} &\text{AddNewLastFreechain} \\ &\Delta PTAB1 \\ &p? : PID \\ &\text{freech}' = \text{freech} \oplus \{\text{endfree} \mapsto p?\} \end{aligned} $

The next schema defines an operation that maps the last element of the free chain to *nullpid*.

$ \begin{aligned} &\text{AddFreechainLast} \\ &\Delta PTAB1 \\ &p? : PID \\ &\text{freech}' = \text{freech} \cup \{p? \mapsto \text{nullpid}\} \end{aligned} $
--

The *SetFCHead* operation sets the value of *hdfree*.

$\frac{\text{SetFCHead} \quad \Delta PTAB1 \quad p? : PID}{hdfree' = p?}$

Analogously, *SetFCLast* sets the value of *endfree*.

$\frac{\text{SetFCLast} \quad \Delta PTAB1 \quad p? : PID}{endfree' = p?}$
--

Using the schemata just defined, the operation to deallocate a process identifier can be defined. The freeing operation is initially defined as follows:

$$\begin{aligned}
 \text{FreePID1} &\hat{=} \\
 &(\text{UsedPID1} \wedge \\
 &\quad (((\text{EmptyFreeChain1} \wedge \text{AddFreechainLast} \wedge \\
 &\quad \quad \text{SetFCLast} \wedge \text{SetFCHead}) \\
 &\quad \vee (\text{UsedPID1} \wedge \\
 &\quad \quad (\text{AddNewLastFreechain} \text{ } \text{AddFreechainLast}) \wedge \\
 &\quad \quad \text{SetFCLast})) \wedge \\
 &\quad \text{SysOk}) \\
 &\vee \text{UnusedPID}
 \end{aligned}$$

This version is adequate but not very good. In particular, if *EmptyFreeChain1* is true, this fact implies that *UsedPID1* is also true. That is, $\text{dom } freech = \emptyset$ implies that $p? \notin \text{dom } freech$. By omitting *UsedPID1*, the following is obtained:

$$\begin{aligned}
 \text{FreePID1} &\hat{=} \\
 &(((\text{EmptyFreeChain1} \wedge \\
 &\quad \text{AddFreechainLast} \wedge \text{SetFCLast} \wedge \text{SetFCHead}) \\
 &\quad \vee (\text{UsedPID1} \wedge \\
 &\quad \quad (\text{AddNewLastFreechain} \text{ } \text{AddFreechainLast}) \wedge \text{SetFCLast})) \wedge \\
 &\quad \text{SysOk}) \\
 &\vee \text{UnusedPID}
 \end{aligned}$$

This can be transformed by distribution of *SysOk*. The transformation is justified by the propositional calculus theorem $(p \vee q) \wedge r \Leftrightarrow (p \wedge r) \vee (q \wedge r)$. The use of this theorem occurs frequently and can be used both to expand a schema by producing copies of conjuncts and to contract them by reducing multiple occurrences of a conjunct to a single one.

$$\begin{aligned}
FreePID1 \hat{=} & \\
& ((EmptyFreeChain1 \wedge \\
& \quad AddFreechainLast \wedge SetFCLast \wedge SetFCHead \wedge SysOk) \\
& \vee (UsedPID1 \wedge \\
& \quad (AddNewLastFreechain \wp AddFreechainLast) \wedge SetFCLast \wedge SysOk)) \\
& \vee UnusedPID1
\end{aligned}$$

This definition can then be expanded into the schema that follows. A little simplification has been performed on the schema, it should be noted. Very often, when expanding definitions into schemata, we will take the opportunity to engage in some simplification; we will, though, outline the transformations employed unless they are obvious.

$ \begin{aligned} & \overline{FreePID1} \\ & \Delta PTAB1 \\ & p? : PID \\ & serr! : SYSERR \\ & \hline & ((dom freech = \emptyset \wedge \\ & \quad freech' = freech \cup \{p? \mapsto nullpid\} \wedge \\ & \quad endfree' = p? \wedge \\ & \quad hdfree' = p? \wedge \\ & \quad serr! = sysok) \\ & \vee (p? \notin \text{dom freech} \wedge \\ & \quad freech' = (freech \oplus \{endfree \mapsto p?\}) \cup \{p? \mapsto nullpid\} \wedge \\ & \quad endfree' = p? \wedge \\ & \quad serr! = sysok)) \\ & \vee serr! = usedpd \end{aligned} $
--

In order to prove that $FreePID1$ is a correct refinement of $FreePID$, the precondition of $FreePID1$ is required. It is calculated as follows.

$$\begin{aligned}
pre\ FreePID1 \hat{=} & \\
& \exists PTAB1' \bullet \\
& \quad (dom\ freech = \emptyset \wedge \\
& \quad \quad freech' = freech \cup \{p? \mapsto nullpid\} \wedge \\
& \quad \quad endfree' = p? \wedge \\
& \quad \quad hdfree' = p?) \\
& \vee (p? \notin \text{dom freech} \wedge \\
& \quad \quad freech' = (freech \oplus \{endfree \mapsto p?\}) \cup \{p? \mapsto nullpid\} \wedge \\
& \quad \quad endfree' = p?)
\end{aligned}$$

This simplifies to

pre $FreePID1 \hat{=} \exists PTAB1' \bullet$
 $((\text{dom } freech = \emptyset \wedge$
 $freech \cup \{p? \mapsto nullpid\} = freech \cup \{p? \mapsto nullpid\} \wedge$
 $p? = p? \wedge p? = p?)$
 $\vee (p? \notin \text{dom } freech \wedge$
 $(freech \oplus \{endfree \mapsto p?\}) \cup \{p? \mapsto nullpid\}) =$
 $(freech \oplus \{endfree \mapsto p?\}) \cup \{p? \mapsto nullpid\}) \wedge$
 $p? = p?)$

and again to

pre $FreePID1 \hat{=} \text{dom } freech = \emptyset \wedge$
 $\vee p? \notin \text{dom } freech$

It is equivalent to

$p? \notin \text{dom } freech$

This is justified as follows. If $\text{dom } freech = \emptyset$, then $p? \notin \text{dom } freech$, trivially. The $DelPD1$ operation can be defined as an equivalence:

$DelPD1 \hat{=} FreePID1$

The operations to access and set state components must be defined for $PTAB1$, just as they were for $PTAB$. The definitions are quite obvious, so we just give one as an example. As with the corresponding operations over $PTAB$, there is the tacit assumption that $p?$ is in *used*. The operations are not used as independent operations but as components of larger operations that require that $p? \in \textit{used}$ or some equivalent condition.

$SetProcState1$ $\Delta PTAB1$ $p? : PID$ $st? : PSTATE$
$state1' = state1 \oplus \{p? \mapsto st?\}$

The relationship between $PTAB$ and $PTAB1$ is expressed by the predicate of the $AbsPTAB1$ schema. This schema is referred to below as the “abstraction relation”.

$AbsPTAB1$ <hr/> $PTAB$ $PTAB1$ <hr/> $\text{dom } freech = PID \setminus used$ $\text{dom } freech \cap used = \emptyset$ $\forall p : PID \bullet$ $\quad p \in used \Rightarrow prio(p) = prio1(p)$ $\forall p : PID \bullet$ $\quad p \in used \Rightarrow state(p) = state1(p)$ $\forall p : PID \bullet$ $\quad p \in used \Rightarrow wakingtime(p) = wakingtime1(p)$ $\forall p : PID \bullet$ $\quad p \in used \Rightarrow smsg(p) = smsg1(p)$ $\forall p : PID \bullet$ $\quad p \in used \Rightarrow stacktop(p) = stacktop1(p)$
--

It is clear that the predicate of the $AbsPTAB1$ schema is a function; indeed, it is an identity. Abstraction relations of this kind are extremely common. It is possible to calculate the various operations of the refinement from a functional abstraction relation and this we resist. Moreover, the fact that the abstraction relation is an identity implies that the refinement proofs are quite simple (perhaps even trivial); we include the proofs as a demonstration.

With the abstraction relation defined, it is possible to prove the initialisation theorem.

Theorem 1. $\forall PTAB'; PTAB1' \bullet PTAB1Init \wedge AbsPTAB1 \Rightarrow PTABInit$.

PROOF. By the predicate of $AbsPTAB1$, $\text{dom } freech' = PID \setminus used'$. The universally quantified formula in $PTAB1Init$'s predicate implies that $maxpid \in \text{dom } freech'$ and for all $p < maxpid$, $p \in \text{dom } freech'$. This implies that $PID = \text{dom } freech'$, so, by the abstraction relation, $used' = \emptyset$. \square

Until the end of this section, refinement proofs are presented, two for each operation that is refined. The proofs are the standard ones (cf. [12] or [13]).

Theorem 2. $\forall PTAB; PTAB1 \bullet pre AddPD \wedge AbsPTAB1 \Rightarrow pre AddPD1$

PROOF. We have the following preconditions:

$$pre AddPD \hat{=} PID \setminus used \neq \emptyset$$

and

$$AddPD1 \hat{=} hdfree \neq nullpid$$

By the abstraction relation, $\text{dom } freech = PID \setminus used$. If $PID \setminus used \neq \emptyset$, it follows that $\text{dom } freech \neq \emptyset$. By the invariant of $PTAB1$, $\text{dom } freech \neq \emptyset$ implies that $hdlfree \neq nullpid$. \square

Theorem 3.

$$\begin{aligned}
& \forall PTAB; PTAB'; PTAB1; PTAB1'; \\
& \quad pr? : PRIO; st? : PSTATE; p! : PID; serr! : SYSERR \bullet \\
& \quad pre AddPD \\
& \quad \quad \wedge AbsPTAB1 \wedge AbsPTAB1' \\
& \quad \quad \wedge AddPD1 \\
& \Rightarrow AddPD
\end{aligned}$$

PROOF. By the invariant of $PTAB1$, it is clear that $hdfree \neq nullpid$ implies that $\text{dom } freech \neq \emptyset$. By the abstraction relation, this implies that $PID \setminus used \neq \emptyset$, and so $used \subset PID$. If $used = \emptyset$, $used \subset PID$ since $\emptyset \subset S$, for all S ; if, on the other hand, $used \neq \emptyset$, $used \subset PID$ by definition.

If $p! = hdfree$ then $p! \notin used$.

Now, $freech \triangleleft \{p!\}$ implies $used \cup \{p!\}$ and by the abstraction relation, $\text{dom } freech' = PID \setminus used'$, so $\text{dom } freech \triangleleft \{p!\} = (PID \setminus used) \cup \{p!\}$, which is equivalent to $PID \setminus (used \cup \{p!\})$ since $free \cup used = PID$, and this is equivalent to $PID \setminus used$ by the predicate of $AbsPTAB1'$. From this, we can infer that $used \cup \{p!\} = used'$.

By the abstraction relation, $AbsPTAB1$

$$\begin{aligned}
& \forall p : PID \bullet \\
& \quad p \in used \Rightarrow prio(p) = prio1(p) \\
& \text{and} \\
& \forall p : PID \bullet \\
& \quad p \in used \Rightarrow state(p) = state1(p)
\end{aligned}$$

Now, we need to observe that $AddPD$ is defined in terms of a sequential composition, so the start state of the second component is the after state of the first. Writing the after state for $used$ as $used''$, it can be seen that $used' = used''$. Therefore, $p! \notin \text{dom } freech'$ is equivalent to $p! \notin \text{dom } freech''$ and implies $p! \notin used'$ or $p! \notin used''$. From this, it can be inferred that $prio1 \oplus \{p! \mapsto pr?\} = prio \oplus \{p! \mapsto pr?\}$. Since $p! \notin used'$, $prio \oplus \{p? \mapsto pr?\} = prio \cup \{p? \mapsto pr?\}$ and $prio \cup \{p? \mapsto pr?\} = prio'$ since $prio1' = prio1 \oplus \{p! \mapsto pr?\}$ and $prio1'(p) = prio'(p)$ for all $p \in used'$ by $AbsPTAB1'$. \square

Theorem 4. $\forall PTAB; PTAB1; p? : PID \bullet pre DelPD \wedge AbsPTAB1 \Rightarrow pre DelPD1$

PROOF. The precondition of $DelPD$ is $p? \in used$ and that of $DelPD1$ is $p? \notin \text{dom } freech$. By the abstraction relation, $\text{dom } freech = PID \setminus used$, so $p? \in used$ implies that $p? \notin PID \setminus used$. From this, it may be inferred that $p? \notin \text{dom } freech$. \square

Theorem 5.

$$\begin{aligned}
& \forall PTAB; PTAB'; PTAB1; PTAB1'; p? : PID; serr! : SYSERR \bullet \\
& \quad pre\ DelPD \wedge \\
& \quad \quad AbsPTAB1 \wedge AbsPTAB1' \wedge \\
& \quad \quad \quad DelPD1 \\
& \Rightarrow DelPD
\end{aligned}$$

PROOF. First, we note that the precondition of *DelPD* is $p? \in used$. We have a proof composed of two cases.

Case 1. $\text{dom } freech = \emptyset$ implies that $used = PID$ and $freech \cup \{p?\}$ implies that $\text{dom } freech \cup \{p?\}$. By the identity in *AbsPTAB1*, $\text{dom } freech = PID \setminus used$, this clearly implies $used \setminus \{p?\}$ iff $\text{dom } freech \cup \{p?\}$. More formally, we can write this as follows. We start with $\text{dom } freech = PID \setminus used$, so if $\text{dom } freech = \emptyset$, we have:

$$\begin{aligned}
\text{dom } freech &= PID \setminus used \\
&= \text{dom } freech \cup \{p?\} = PID \setminus (used \setminus \{p?\}) \\
&= \emptyset \cup \{p?\} = used \setminus \{p?\} \quad = \{p?\} = used \setminus \{p?\}
\end{aligned}$$

By the predicate of *FreePID1*, $\text{dom } freech' = \text{dom } freech \cup \{p?\}$, and, by the predicate of *AbsPTAB1'*, $\text{dom } freech' = PID \setminus used'$. Then, $\text{dom } freech \cup \{p?\} = \text{dom } freech' = PID \setminus used'$, so, by the above reasoning, $used' = used \setminus \{p?\}$. Case 2. $\text{dom } freech \neq \emptyset$. In a similar fashion, $\text{dom } freech = PID \setminus used$, so

$$\begin{aligned}
\text{dom } freech \cup \{p?\} &= PID \setminus (used \setminus \{p?\}) \\
&= \text{dom } freech' = PID \setminus (used \setminus \{p?\})
\end{aligned}$$

Since $\text{dom } freech' = PID \setminus used'$ by the predicate of *AbsPTAB1'* and by the above reasoning, $\text{dom } freech' = PID \setminus (used \cup \{p?\}) = used'$. \square

At this point, it is necessary to point out that, throughout the specification and refinement of this kernel, there are many operations on the state-describing components of *PTAB* and its derivatives. For example, the operation to update the value of the *state* component of *PTAB* is

$\overline{\text{SetProcState}}$ $\Delta PTAB$ $p? : PID$ $st? : PSTATE$
$state' = state \oplus \{p? \mapsto st?\}$

In each case, it would be possible to write such an operation as

$$(p? \in used \wedge Op \wedge SysOk) \vee Error$$

In the case of *SetProcState*, it would be

$$(p? \in used \wedge SetProcState \wedge SysOk) \vee UnusedPD$$

However, the operations are only defined in terms of their testing or of their effect on *PTAB* components (and their refinements). The reason for this is that the operation or predicate is used within a context that ensures that $p? \in used$ is always the case. We argue that this condition does not have to be ensured by the operation because some other component will do it anyway. If the operations were defined as disjunctions, it would be necessary to use $(p \vee q) \wedge r \Leftrightarrow (p \wedge r) \vee (q \wedge r)$ to move and combine *SysOk* (and possibly move the error schema).

As far as the precondition of these operations is concerned, they typically occur as conjuncts and therefore must be recalculated wherever they occur. There appears to be very little to be gained by explicitly calculating the precondition when defining the operation.

It might be argued that the refinement process is not complete until these two steps have been completed. We argue that the refinement of these operations is a rather trivial matter, a matter that can be done in one's head, by inspection, so the requirement that the proofs be recorded should not detain us—they are obvious given the abstraction relation. We can assure the reader that the necessary checking (making the assumption that $p? \in used$ and $p? \notin \text{dom } freechain$) has been done by us in order to verify the refinement.

Should the above prove too offensive to the reader, they can always assume that the operation has been defined in the “export” (disjunctive) form and that the precondition has been calculated. The reader can, in any case, always supply the proofs for themselves; each should take no more than a couple of seconds.

3.3.3 Refinement Two

In this refinement, the function *freech* is replaced by the *next* function. The intention is that *next* allows us to represent a *list* of process descriptors (actually a list of process identifiers).

The *next* function will be used in other modules. In particular, it will be used by refinement of the *PROCESSQUEUE* type to implement FIFO queues.

PTAB2

```

freehd, freelst : GPID
prio2 : PID → PPRIO
state2 : PID → PSTATE
msg2 : PID → MSG
stacktop2 : PID → ADDR
wakingtime2 : PID → TIME
next : PID ↦ GPID

```

```

freehd = nullpid ⇔ freelst = nullpid
freehd = nullpid ⇒ next*({ freehd } |) = ∅

```

$$\begin{aligned}
& \text{freehd} \neq \text{nullpid} \Leftrightarrow \\
& \quad \forall p : \text{PID} \bullet \\
& \quad \quad p = \text{freehd} \Rightarrow \text{nullpid} \in \text{next}^+(\{ \text{freehd} \}) \\
& \text{freehd} \neq \text{nullpid} \Leftrightarrow \\
& \quad \forall p : \text{PID} \bullet \\
& \quad \quad p = \text{freelst} \Rightarrow \text{next}(\text{freelst}) = \text{nullpid} \\
& \text{freehd} \neq \text{nullpid} \Rightarrow \exists_1 k : \mathbb{N} \bullet \text{next}^k(\text{freehd}) = \text{nullpid}
\end{aligned}$$

The new function, *next*, replaces *freech* (as will be seen in the next paragraph, it actually does a little more). In this refinement, *next* is an injection, so it is 1-1. Furthermore, it is a total function for the reason that other operations (e.g., queues of various kinds) are implemented using *next*, thus accounting for the majority of process identifiers. When an identifier is not present in a structure, it is mapped to *nullpid* (this is the justification for the codomain type).

The fact that *next* will be used by other modules implies that we are not permitted to assume that all of its domain is relevant to the free list. This in turn implies that the *reflexive* transitive closure of the *next*, *next**, must be used to determine membership of the free list.

PTAB2Init

PTAB2'

$$\begin{aligned}
& \text{freehd}' = \text{minpid} \\
& \text{freelst}' = \text{maxpid} \\
& \forall p : \text{PID} \bullet \\
& \quad p = \text{maxpid} \Rightarrow \text{next}'(p) = \text{nullpid} \wedge \\
& \quad p < \text{maxpid} \Rightarrow \text{next}'(p) = p + 1
\end{aligned}$$

Note that the invariant on *PTAB2* does not mention the state-denoting functions *prio2*, *state2*, *stacktop2* and *wakingtime2*. In the present case, they are all total functions, so their domains are pre-defined. The question as to their initialisation also arises. It is considered that the operations defined below are sufficient to guarantee that a valid value is not supplied to a non-existent process.

Since the *PTAB* refinement has already progressed some way, the abstraction relation is presented immediately.

AbsPTAB2

PTAB1

PTAB2

$$\begin{aligned}
& \text{freehd} = \text{hdfree} \\
& \text{freelst} = \text{endfree}
\end{aligned}$$

$$\begin{aligned}
& freehd \neq nullpid \Leftrightarrow next^*(\{freehd\}) \setminus \{nullpid\} = \text{dom } freech \\
& \text{dom } freech = \emptyset \Leftrightarrow freehd = freelst \wedge freehd = nullpid \\
& freehd \neq nullpid \Leftrightarrow \forall p : PID \bullet p \in \text{dom } freech \Rightarrow next(p) = freech(p) \\
& \text{dom } freech \subseteq \text{dom } next \\
& \text{ran } freech \subseteq \text{ran } next \\
& \forall p : PID \bullet p \in \text{dom } freech \Leftrightarrow next(p) = freech(p) \\
& \forall p : PID \bullet \\
& \quad p \notin next^*(\{freehd\}) \setminus \{nullpid\} \Rightarrow state1(p) = state2(p) \\
& \forall p : PID \bullet \\
& \quad p \notin next^*(\{freehd\}) \setminus \{nullpid\} \Rightarrow \\
& \quad \quad prio1(p) = prio2(p) \\
& \forall p : PID \bullet \\
& \quad p \notin next^*(\{freehd\}) \setminus \{nullpid\} \Rightarrow \\
& \quad \quad smsg1(p) = smsg2(p) \\
& \forall p : PID \bullet \\
& \quad p \notin next^*(\{freehd\}) \setminus \{nullpid\} \Rightarrow \\
& \quad \quad stacktop1(p) = stacktop2(p) \\
& \forall p : PID \bullet \\
& \quad p \notin next^*(\{freehd\}) \setminus \{nullpid\} \Rightarrow \\
& \quad \quad wakingtime1(p) = wakingtime2(p)
\end{aligned}$$

One of the interesting features of this schema is the implication

$$\begin{aligned}
& freehd \neq nullpid \Rightarrow \\
& \quad next^*(\{freehd\}) \setminus \{nullpid\} = \text{dom } freech
\end{aligned}$$

In what follows, relational images will be used quite extensively. In this case, the relational image is that of the transitive closure of the head of the *next* chain; the set that results includes the *nullpid* that terminates the *next* chain and this has to be removed to yield a set of type $\mathbb{F} PID$.

A second interesting feature is the use of the *next* function together with the *freehd* and *freelst* variables. The *next* function has a domain that includes the domain of *freech* and its codomain includes *freech*'s domain. The *freehd* and *freelst* variables record the head and last elements of the chain, so it is easy to remove elements from the head and add them at the end.

The initialisation theorem can now be proved. Over the years, we have found it useful to attempt the initialisation theorem as soon as the abstraction relation has been defined, for it is a good way of determining whether the abstraction relation is adequate.

Theorem 6. $\forall PTAB1'; PTAB2' \bullet PTAB1Init \wedge AbsPTAB2 \Rightarrow PTAB2Init$

PROOF. By the abstraction relation, $freehd' = hdfree'$ and $freelst' = endfree'$, so $freehd' = minpid \Rightarrow hdfree' = minpid$ and $freelst' = maxpid \Rightarrow$

$endfree' = maxpid$. By the invariants of $PTAB1$ and $PTAB2$, $next'(freelst') = nullpid = freech'(endfree')$. Finally, the quantified formulae are equivalent by the abstraction relation. The two conjuncts have the same antecedents and $p = maxpid$ and $p < maxpid$ imply that p ranges over all of PID . By the consequents, $p \in \text{dom } next'$ for all $p \in PID$, which implies, by $\text{dom } freech' \subseteq \text{dom } next'$, that $\text{dom } freech' = \text{dom } next'$ for the reason that $\text{dom } next' = PID$ by this quantified formula. This also implies that $\text{dom } freech \neq \emptyset$, so $freehd' = nullpid$ is justified. \square

The operations that are now defined should be familiar to the reader by now. In any case, they are defined in the obvious fashion, given the definition of $PTAB2$. The one exception is that the transitive closure of a relational image is frequently used for $PTAB2$ operations where a simple set operation is used by the corresponding operation over $PTAB1$.

GotFreePIDs2

$\Xi PTAB2$

$freehd \neq nullpid$

AllocPID2

$\Delta PTAB2$

$p! : PID$

$p! = freehd$

$freehd' = next(freehd)$

UsedPID2

$\Xi PTAB2$

$p? : PID$

$p? \notin next^*(\{freehd\}) \setminus \{nullpid\}$

AddPDESC2

$\Delta PTAB2$

$p? : PID$

$pr? : PPRIO$

$st? : PSTATE$

$prio2' = prio2 \oplus \{p? \mapsto pr?\}$

$state2' = state2 \oplus \{p? \mapsto st?\}$

$wakingtime2' = wakingtime2 \oplus \{p? \mapsto 0\}$

$stacktop2' = stacktop2 \oplus \{p? \mapsto nulladdr\}$

The next few operations deal with addition to the free chain. The definitions are directly analogous to those employed for *PTAB1* and the overall structure of the composite operations is similar. For these reasons, we believe there is little to be said about these schemata.

SetFCLast2

$\Delta PTAB2$

$p? : PID$

$freelst' = p?$

SetFCHead2

$\Delta PTAB2$

$p? : PID$

$freehd' = p?$

AddFreechainLast2

$\Delta PTAB2$

$p? : PID$

$next' = next \oplus \{p? \mapsto nullpid\}$

AddNewLastFreechain2

$\Delta PTAB2$

$p? : PID$

$next' = next \oplus \{freelst \mapsto p?\}$

AddPD2 $\hat{=}$

$((GotFreePIDS2 \wedge AllocPID2)$
 $\quad \text{\textcircled{g}}((UsedPID2[p!/p?] \wedge AddPDESC2[p!/p?] \wedge SysOk)$
 $\quad \quad \vee PDIInUse))$
 $\vee PTABFull$

This expands to:

AddPD2 $\Delta PTAB2$ $p! : PID$ $serr! : SYSERR$ $pr? : PPRIO$ $st? : PSTATE$

$$\begin{aligned}
& ((freehd \neq nullpid \wedge \\
& \quad p! = freehd \wedge \\
& \quad freehd' = next(freehd)) \\
& \mathfrak{g}(p! \notin next^*(\{next(freehd)\}) \setminus \{nullpid\} \wedge \\
& \quad prio2' = prio2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad state2' = state2 \oplus \{p! \mapsto st?\} \wedge \\
& \quad serr! = sysok) \\
& \vee serr! = pdinuse) \\
& \vee serr! = ptabful
\end{aligned}$$

Note that the form of this operation causes a little confusion, especially when transcribed to code.

Expanding the sequential composition, \mathfrak{g} , we obtain the following schema:

AddPD2 $\Delta PTAB2$ $p! : PID$ $serr! : SYSERR$ $pr? : PPRIO$ $st? : PSTATE$

$$\begin{aligned}
& (\exists next'' : PID \mapsto GPID \bullet \\
& \quad freehd \neq nullpid \wedge \\
& \quad p! = freehd \wedge \\
& \quad freehd'' = next(freehd) \wedge \\
& \quad p! \notin next^*(\{freehd''\}) \setminus \{nullpid\} \wedge \\
& \quad prio2' = prio2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad state2' = state2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad serr! = sysok) \\
& \vee serr! = pdinuse \\
& \vee serr! = ptabfull
\end{aligned}$$

This can be simplified in a number of steps. First, $next'' = next$ and, what is more, $next' = next$ for the reason that it is never updated (all that is done is to move *freehd* down the chain). It is also the case that $freehd'' = freehd'$. The output $p!$ is retained. This entitles us to rewrite *AddPD2* as:

AddPD2

 $\Delta PTAB2$ $p! : PID$ $serr! : SYSERR$ $pr? : PPRIO$ $st? : PSTATE$

$$\begin{aligned}
& (freehd \neq nullpid \wedge \\
& \quad p! = freehd \wedge \\
& \quad freehd' = next(freehd) \wedge \\
& \quad p! \notin next^*(\{next(freehd)\}) \setminus \{nullpid\} \wedge \\
& \quad prio2' = prio2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad state2' = state2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad serr! = sysok) \\
& \quad \vee serr! = pdinuse \\
& \vee serr! = ptabfull
\end{aligned}$$

For reasons that will later become clear, it should be noted that $prio2 = prio2'$ and $state2 = state2''$.

Omitting the assignments to $serr!$ (since they contribute nothing to the precondition), we have

$$\begin{aligned}
\text{pre } AddPD2 & \hat{=} \\
& \exists PTAB2'; p! : PID \bullet \\
& \quad freehd \neq nullpid \wedge \\
& \quad p! = freehd \wedge \\
& \quad freehd' = next(freehd) \wedge \\
& \quad p! \notin next^*(\{next(freehd)\}) \setminus \{nullpid\} \wedge \\
& \quad prio2' = prio2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad state2' = state2 \oplus \{p! \mapsto pr?\}
\end{aligned}$$

This simplifies to

$$\begin{aligned}
\text{pre } AddPD2 & \hat{=} \\
& \quad freehd \neq nullpid \wedge \\
& \quad freehd \notin next^*(\{next(freehd)\}) \setminus \{nullpid\}
\end{aligned}$$

This can be simplified to

$$freehd \neq nullpid$$

If $freehd \neq nullpid$, $next^*(\{next(freehd)\}) \setminus \{nullpid\} = next^+(\{freehd\}) \setminus \{nullpid\}$ and $freehd$ is not an element of this set by definition. If $freehd = nullpid$, then $next^*(\{next(freehd)\}) \setminus \{nullpid\} = \emptyset$, so $freehd$ cannot be an element.

Because we are dealing with modified relational images so frequently, it is essential to prove the following theorem.

Theorem 7. *The following are equivalent.*

$$p \in \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \}$$

and

$$p = \text{freehd}$$

$$\vee \exists k : \mathbb{N} \bullet$$

$$0 < k \wedge k \leq \# \text{dom } \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \} \bullet$$

$$p = \text{next}^k(\text{freehd})$$

PROOF. By the definition of $*$,

$$\begin{aligned} \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \} \\ = \{ \text{freehd} \} \cup \text{next}^+(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \} \end{aligned}$$

for the reason that $R^* = \bigcup \{ k : \mathbb{N} \bullet R^k \}$ and $R^+ = \bigcup \{ k : \mathbb{N}_1 \bullet R^k \}$. As usual, for $k > 0$, $R^k = R \circ R^{k-1}$, here, expressed as a function, so $\text{next}^k = \text{next}(\text{next}^{k-1}(x))$. We also note that the above expressions in next are well-typed (\mathbb{F} PID) owing to the elimination of nullpid .

For convenience, let $N = \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \}$. If $p = \text{freehd}$, $p \in N$ by the identity at the start of this proof. Otherwise, assume that there is some $n - 1 < \# \text{dom } N$ such that $\forall i : 1 \dots n - 1 \bullet p \neq \text{next}^i(\text{freehd})$. Then, for n , either $p = \text{next}^n(\text{freehd})$ or $p \neq \text{next}^n(\text{freehd})$. If $p = \text{next}^n(\text{freehd})$, it follows that $p \in N$ and we are done. Otherwise, we continue. If $n = \#N$ and $p \neq \text{next}^n(\text{freehd})$, then $p \notin N$; otherwise, $p \in N$. \square

This result permits us to re-write $p \in \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \}$ as

$$p = \text{freehd}$$

$$\vee \exists k : \mathbb{N} \bullet$$

$$0 < k \wedge k \leq \# \text{dom } \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \} \bullet$$

$$p = \text{next}^k(\text{hd})$$

and $p \notin \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \}$ as

$$p \neq \text{freehd}$$

$$\vee \neg \exists k : \mathbb{N} \bullet$$

$$0 < k \wedge k \leq \# \text{dom } \text{next}^*(\{ \text{next}(\text{freehd}) \}) \setminus \{ \text{nullpid} \} \bullet$$

$$p = \text{next}^k(\text{hd})$$

The reason for this is that the quantified form of set membership is, we believe, much closer to a computationally realisable form than the somewhat more cryptic relational image.

There are other cases in which this equivalence can be used to re-write schemata. They will be indicated and the re-written schema will be given. Therefore, given the equivalence, *AddPD2* becomes

AddPID2

 $\Delta PTAB2$ $p! : PID$ $serr! : SYSERR$ $pr? : PPRIO$ $st? : PSTATE$

$$\begin{aligned}
& (freehd \neq nullpid \wedge \\
& \quad p! = freehd \wedge \\
& \quad freehd' = next(freehd) \wedge \\
& \quad p! \notin next^*(\{next(freehd)\} \setminus \{nullpid\}) \wedge \\
& \quad (p \neq freehd \\
& \quad \quad \vee (\neg \exists k : \mathbb{N} \bullet \\
& \quad \quad \quad 0 < k \leq \#next^*(\{next(freehd)\} \setminus \{nullpid\}) \wedge \\
& \quad \quad \quad next^k(freehd) = p) \wedge \\
& \quad prio2' = prio2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad state2' = state2 \oplus \{p! \mapsto pr?\} \wedge \\
& \quad serr! = sysok) \\
& \quad \vee serr! = pdinuse \\
& \vee serr! = ptabfull
\end{aligned}$$

For *FreePID2*, we need to define *EmptyFreeChain2*. It is the negation of *GotFreePIDs2*:

EmptyFreeChain2

 $\Xi PTAB2$ $freehd = nullpid$

(This schema is exactly as we would expect.)

The operation to deallocate a process identifier is similar to *FreePID2*. The reader can compare the two to see that this is the case (in fact, *FreePID2* was defined by rewriting *FreePID1*, substituting the operations directly).

 $FreePID2 \hat{=}$

$$\begin{aligned}
& ((EmptyFreeChain2 \wedge \\
& \quad AddFreechainLast2 \wedge SetFCLast2 \wedge SetFCHead2 \wedge \\
& \quad SysOk) \\
& \vee (UsedPID2 \wedge \\
& \quad (AddNewLastFreechain2 \wp AddFreechainLast2) \wedge \\
& \quad SetFCLast2 \wedge \\
& \quad SysOk) \\
& \vee UnusedPID
\end{aligned}$$

The definition of *FreePID2* expands into the following schema:

FreePID2 $\Delta PTAB2$ $p? : PID$ $serr! : SYSERR$

$$\begin{aligned}
& (frehd = nullpid \wedge \\
& \quad next' = next \oplus \{p? \mapsto nullpid\} \wedge \\
& \quad frelst' = p? \wedge \\
& \quad frehd' = p? \wedge \\
& \quad serr! = sysok) \\
\vee & ((p? \notin next^*(\{frehd\}) \setminus \{nullpid\} \wedge \\
& \quad (\exists next'' : PID \mapsto GPID \bullet \\
& \quad \quad next'' = next \oplus \{frelst \mapsto p?\} \wedge \\
& \quad \quad next' = next'' \oplus \{p? \mapsto nullpid\}) \wedge \\
& \quad frelst' = p? \wedge \\
& \quad serr! = sysok) \\
& \quad \vee serr! = unusedpd)
\end{aligned}$$

The schema can be simplified, so we obtain the following:

 $\Delta PTAB2$ $p? : PID$ $serr! : SYSERR$

$$\begin{aligned}
& (frehd = nullpid \wedge \\
& \quad next' = next \oplus \{p? \mapsto nullpid\} \wedge \\
& \quad frelst' = p? \wedge \\
& \quad frehd' = p? \wedge \\
& \quad serr! = sysok) \\
\vee & ((p? \neq frehd \vee \\
& \quad \neg (\exists k : \mathbb{N} \bullet \\
& \quad \quad 0 < k \wedge k \leq \#next^*(\{frehd\}) \setminus \{nullpid\} \wedge \\
& \quad \quad next^k(frehd) = p) \\
& \quad next' = (next \oplus \{frelst \mapsto p?\}) \oplus \{p? \mapsto nullpid\} \wedge \\
& \quad frelst' = p? \wedge \\
& \quad serr! = sysok) \\
& \quad \vee serr! = unusedpd)
\end{aligned}$$

The precondition of *FreePID2* is required by the refinement proofs. It is calculated as follows.

pre *FreePID2* $\hat{=}$

$$frehd = nullpid$$

$$\vee p? \notin next^*(\{frehd\}) \setminus \{nullpid\}$$

This simplifies to

$$\begin{aligned}
p? \notin \text{next}^*(\{ \text{freehd} \} \Downarrow) \setminus \{ \text{nullpid} \} \text{ pre FreePID2} &\hat{=} \\
&\text{freehd} = \text{nullpid} \\
\vee p? \notin \text{next}^*(\{ \text{freehd} \} \Downarrow) \setminus \{ \text{nullpid} \}
\end{aligned}$$

This simplifies to

$$p? \notin \text{next}^*(\{ \text{freehd} \} \Downarrow) \setminus \{ \text{nullpid} \}$$

If $\text{freehd} = \text{nullpid}$, then $\text{next}^*(\{ \text{freehd} \} \Downarrow) \setminus \{ \text{nullpid} \} = \emptyset$, so $p?$ cannot be an element.

We continue with the statement and proof of the theorems required by the refinement process.

Theorem 8.

$$\begin{aligned}
\forall PTAB1; PTAB2; pr? : PPRIO; st? : PSTATE \bullet \\
\text{pre AddPD1} \wedge \text{AbsPTAB2} \Rightarrow \text{AddPD2}
\end{aligned}$$

PROOF. If $\text{freehd} = \text{nullpid}$, then $\text{next}^*(\{ \text{freehd} \} \Downarrow) \setminus \{ \text{nullpid} \} = \emptyset$, so $p?$ cannot be an element. \square

Theorem 9.

$$\begin{aligned}
\forall PTAB1; PTAB2; pr? : PPRIO; st? : PSTATE \bullet \\
\text{pre AddPD1} \wedge \text{AbsPTAB2} \Rightarrow \text{AddPD2}
\end{aligned}$$

PROOF. The precondition of AddPD1 is $\text{hdfree} \neq \text{nullpid}$, while that of AddPD2 is $\text{freehd} \neq \text{nullpid}$. By the predicate of AbsPTAB2 , $\text{freehd} = \text{hdfree}$. \square

Theorem 10.

$$\begin{aligned}
\forall PTAB1; PTAB1'; PTAB2; PTAB2'; pr? : PPRIO; st? : PSTATE \\
p! : PID; serr! : SYSERR \bullet \\
\text{pre AddPD1} \wedge \\
\text{AbsPTAB2} \wedge \\
\text{AbsPTAB2}' \wedge \\
\text{AddPD2} \\
\Rightarrow \text{AddPD1}
\end{aligned}$$

PROOF. By the predicate of AbsPTAB2 , $\text{freehd} \neq \text{nullpid}$ implies $\text{hdfree} \neq \text{nullpid}$, so $\text{freehd} = \text{hdfree}$. We note that $\text{freehd} \neq \text{nullpid}$ is pre AddPD1 . The same identity, this time in the after state, as required by $\text{AbsPTAB2}'$, permits us to reason that $\text{freehd}' = \text{hdfree}' = p!$.

It is given that $\text{next}' = \text{next}(\text{freehd})$. This implies that

$$\begin{aligned}
\text{dom next}' &= \\
&(\text{next}^*(\{ \text{freehd} \} \Downarrow) \setminus \{ \text{nullpid} \}) \setminus \{ \text{freehd} \} \\
&= \text{next}^+(\{ \text{freehd} \} \Downarrow) \setminus \{ \text{nullpid} \} \\
&= \text{next}^*(\{ \text{next}(\text{freehd}) \} \Downarrow) \setminus \{ \text{nullpid} \}
\end{aligned}$$

and by the predicate of *AbsPTAB2*

$$\begin{aligned} & (next^*(\{freehd\}) \Downarrow \setminus \{nullpid\}) \setminus \{freehd\} \\ & = (\text{dom } freech) \setminus \{freehd\} \end{aligned}$$

By the definition of \triangleleft , $\text{dom } freech \setminus \{freehd\}$ implies $freech \triangleleft \{freehd\}$. We may infer that $\text{dom } next' = \text{dom } freech \setminus \{freehd\} = freech \triangleleft \{freehd\}$ and, for the reason that $freehd = p!$, we have $freech \triangleleft \{p!\}$. The predicate of *AbsPTAB2'* permits us to infer that, since $next' = freech \triangleleft \{p!\}$, $freech' = freech \triangleleft \{p!\}$.

For the remainder, we need to remember that the operation is defined in terms of sequential composition. The variables updated by the first component are unaffected by the second, so $next' = next''$. We can express the condition on *prio1* and *prio2* and on *state1* and *state2* as:

$$\begin{aligned} \forall p : PID \bullet \\ & p! \notin next^*(\{next(freehd)\}) \Downarrow \setminus \{nullpid\} \Rightarrow \\ & \quad prio1(p) = prio2(p) \end{aligned}$$

and

$$\begin{aligned} \forall p : PID \bullet \\ & p! \notin next^*(\{next(freehd)\}) \Downarrow \setminus \{nullpid\} \Rightarrow \\ & \quad state1(p) = state2(p) \end{aligned}$$

The antecedent in both cases has already been established, so $prio1(p) = prio2(p)$ and $state1(p) = state2(p)$ for all p not in the *next* chain, so $prio1 \oplus \{p! \mapsto pr?\} = prio2 \oplus \{p! \mapsto pr?\}$ and $state1 \oplus \{p! \mapsto st?\} = state2 \oplus \{p! \mapsto st?\}$. In the first case, $prio2 \oplus \{p! \mapsto st?\} = prio2'$ by the predicate of *AddPD2* and, by the predicate of *AbsPTAB2'*, $prio2'(p) = prio1'(p)$ for all p not in the modified *next* chain. The case for *state1* is similar. \square

Theorem 11. $\forall PTAB1; PTAB2; p? : PID \bullet pre\ FreePID1 \wedge AbsPTAB2 \Rightarrow pre\ FreePID2$

PROOF. The precondition of *FreePID1* is $p? \notin \text{dom } freech$ and that of *FreePID2* is $p? \notin next^*(\{freehd\}) \Downarrow \setminus \{nullpid\}$. By the predicate of *AbsPTAB2*, $\text{dom } freech = next^*(\{freehd\}) \Downarrow \setminus \{nullpid\}$. The result is immediate. \square

Theorem 12.

$$\begin{aligned} \forall PTAB1; PTAB1'; PTAB2; PTAB2'; p? : PID; serr! : SYSERR \bullet \\ & pre\ FreePID1 \wedge \\ & \quad AbsPTAB2 \wedge \\ & \quad AbsPTAB2' \wedge \\ & \quad FreePID2 \\ & \Rightarrow FreePID1 \end{aligned}$$

PROOF. The result immediately follows from the identities in *AbsPTAB1* and *AbsPTAB2*. \square

The schemata from this last refinement have now been shown to be correct. They can be converted directly into executable code.

3.4 Process Queue

Process queues are used in a variety of places, most notably in semaphores. The queue type defined in this section is not the one used by the scheduler. The scheduler employs a priority queue that is, ultimately, implemented as a vector (one-dimensional array). The queue defined here will be implemented as a list of process descriptor references. comprising th The plan is to refine the top-level representation to a chain in *next*. This will require two steps of refinement.

As usual, we begin with the statement of the error schemata. In the case of *PROCESSQUEUE*, there is only one such schema. It reports the condition that the process queue is empty (presumably this condition is reported when an attempt to dequeue an element has been attempted).

<i>ProcessQueueEmpty</i>
<i>serr!</i> : <i>SYSERR</i>
<i>serr!</i> = <i>emptyqueue</i>

3.4.1 Top Level

This is a relatively straightforward specification of a FIFO queue. It uses a sequence as its basic container structure.

The queue state space is defined as follows. The queue itself is *procs*.

<i>PROCESSQUEUE</i>
<i>PTAB</i>
<i>procs</i> : <i>iseq PID</i>
$\text{ran } procs \subset used$

Note that the invariant is being used to enforce a global condition upon the queue, namely that *all* elements of the queue must also be elements of *used*—in other words, every process identifier in the queue must be that of a process that exists in the system.

<i>PROCESSQUEUEInit</i>
<i>PROCESSQUEUE'</i>
<i>procs'</i> = $\langle \rangle$

The initialisation is as one would expect. The queue is set to empty (to the empty sequence, that is). This initialisation trivially preserves the invariant.

The next operation is a predicate that evaluates to *true* when the queue, *procs*, is not empty.

$\begin{array}{l} \text{IsNotEmptyPROCESSQUEUE} \\ \Xi \text{PROCESSQUEUE} \\ \hline \text{procs} \neq \langle \rangle \end{array}$

The operation to enqueue a process identifier on the queue is defined next. It is defined in the obvious fashion.

$\begin{array}{l} \text{EnqueuePROCESSQUEUE} \\ \Delta \text{PROCESSQUEUE} \\ p? : PID \\ \hline \text{procs}' = \text{procs} \hat{\cup} \langle p? \rangle \end{array}$
--

By substitution of identicals, the precondition of the enqueue operation is obtained.

$$\text{pre EnqueuePROCESSQUEUE} \hat{=} \text{procs} \hat{\cup} \langle p? \rangle = \text{procs} \hat{\cup} \langle p? \rangle$$

This version of the precondition is clearly equivalent to the following:

$$\text{pre EnqueuePROCESSQUEUE} \hat{=} \text{true}$$

The next few operations are concerned with dequeuing elements. In the present case, the operation is decomposed into a number of smaller operations, the first of which merely returns the head of the queue.

$\begin{array}{l} \text{TheHeadOfPROCESSQUEUE} \\ \Xi \text{PROCESSQUEUE} \\ p! : PID \\ \hline p! = \text{head } \text{procs} \end{array}$

Note that this operation leaves the queue, *procs*, invariant.

The previous operation cannot be used in isolation because it does not include checks that the queue is empty (if *procs* = $\langle \rangle$, *head procs* is undefined). Therefore, the following is defined.

$$\begin{aligned} \text{HeadOfPROCESSQUEUE} \hat{=} & (\text{IsNonEmptyPROCESSQUEUE} \wedge \\ & \text{TheHeadOfPROCESSQUEUE} \wedge \\ & \text{SysOk}) \\ & \vee \text{ProcessQueueEmpty} \end{aligned}$$

This composite operation expands into:

$\frac{\text{HeadOfPROCESSQUEUE}}{\Xi \text{PROCESSQUEUE}}$ $p! : \text{PID}$ $serr! : \text{SYSERR}$ <hr/> $(\text{procs} \neq \langle \rangle \wedge$ $p! = \text{head procs} \wedge$ $serr! = \text{sysok})$ $\vee serr! = \text{emptyqueue}$
--

We calculate the precondition, should it be required by refinement proofs.

$$\text{pre HeadOfPROCESSQUEUE} \hat{=} \text{procs} \neq \langle \rangle$$

The dequeue operation is defined in terms of the removal of the first element of the queue. Removal is performed by the following schema.

$\frac{\text{DelHeadOfPROCESSQUEUE}}{\Delta \text{PROCESSQUEUE}}$ <hr/> $\text{procs}' = \text{tail procs}$

This is another partial operation (partial in the sense that when $\text{procs} = \langle \rangle$, tail procs is undefined). In order to make the operation useful, it is necessary to test whether the queue, procs , is empty. Therefore, the following is required:

$$\text{DequeuePROCESSQUEUE} \hat{=} (\text{IsNotEmptyPROCESSQUEUE} \wedge \text{HeadOfPROCESSQUEUE} \wedge \text{DelHeadOfPROCESSQUEUE} \wedge \text{SysOk})$$

$$\vee \text{ProcessQueueEmpty}$$

This composite operation expands into:

$\frac{\text{DequeuePROCESSQUEUE}}{\Delta \text{PROCESSQUEUE}}$ $p! : \text{PID}$ $serr! : \text{SYSERR}$ <hr/> $(\text{procs} \neq \langle \rangle \wedge$ $p! = \text{head procs} \wedge$ $\text{procs}' = \text{tail procs} \wedge$ $serr! = \text{sysok})$ $\vee serr! = \text{emptyqueue}$

The precondition is easily calculated:

$$\text{pre } DequeuePROCESSQUEUE \hat{=} \\ \text{procs} \neq \langle \rangle$$

3.4.2 Refinement One

In this subsection, we will refer to *PROCESSQUEUE*'s refinement as *PQ1*; this is just so that typing is reduced.

PQ1 <hr/> $\text{hdproc}, \text{lstproc} : GPID$ $\text{procseq} : PID \mapsto GPID$ <hr/> $\text{hdproc} = \text{nullpid} \Leftrightarrow \text{lstproc} = \text{nullpid}$ $(\text{hdproc} = \text{nullpid} \wedge$ $\quad \text{lstproc} = \text{nullpid} \Leftrightarrow$ $\quad \text{dom procseq} = \langle \rangle)$ $(\text{hdproc} \neq \text{nullpid} \Leftrightarrow$ $\quad \text{hdproc} \in \text{dom procseq} \wedge$ $\quad \text{lstproc} \in \text{dom procseq} \wedge$ $\quad \text{dom procseq} \neq \emptyset)$
--

The sequence *procs* is represented by *procseq* a partial injection between *PID* and *GPID*. It will be remembered that $GPID = PID \cup \{\text{nullpid}\}$. The function *procseq* is 1-1, so each element maps to *exactly one* element of *PID*, thus permitting each domain element exactly one successor; *procseq* is *partial* because not all process identifiers are in the queue at any one time (and because they enter and leave the queue). The function *procseq* models the ordered part of the sequence *procs*, as well as *procs*' rôle as a container. The value *nullpid* is the value that is always assigned to the last element of *procseq*. The two variables *hdproc* and *lstproc* represent the first and last elements of the sequence, so when $\text{hdproc} = \text{lstproc}$ and $\text{hdproc} = \text{nullpid}$, the queue is empty.

We will now give the abstraction relation. It is very much as one would expect and it is, once more, an identity.

AbsPQ1 <hr/> $PROCESSQUEUE$ $PQ1$ <hr/> $\text{dom procseq} = \text{ran procs}$ $\text{hdproc} = \text{nullpid} \Leftrightarrow \text{procs} = \langle \rangle$ $(\text{hdproc} \neq \text{nullpid} \wedge \text{hdproc} = \text{lstproc} \Leftrightarrow \text{head procs} = \text{last procs})$ $\text{hdproc} \neq \text{nullpid} \Leftrightarrow$ $\quad \text{hdproc} = \text{head procs}$
--

$$\begin{aligned}
&hdproc \neq nullpid \Leftrightarrow \\
&\quad lstproc = last\ procs \\
&hdproc \neq nullpid \Leftrightarrow \\
&\quad procseq(lstproc) = nullpid \\
&hdproc \neq nullpid \Leftrightarrow \\
&\quad \forall i : 1 \dots \#procs - 1 \bullet \\
&\quad\quad procseq(procs(i)) = procs(i + 1)
\end{aligned}$$

The initialisation operation is as one would expect:

$$\begin{array}{l}
\frac{PQ1\ Init}{PQ1'} \\
\hline
hdproc' = nullpid \\
lstproc' = nullpid
\end{array}$$

It merely sets the queue to empty.

The emptiness of $PQ1$ is determined by the following operation:

$$\begin{array}{l}
\frac{IsNonEmptyPQ1}{\exists PQ1} \\
\hline
hdproc \neq nullpid
\end{array}$$

The invariant of $PQ1$ states that $hdproc \neq nullpid$ implies $hdproc \neq lstproc$, which, in turn, implies that $procseq$ is not empty.

The operation to enqueue a process identifier is slightly more complex than for the top-level state space. It is necessary to divide enqueueing into two cases: where the queue is empty (so the newly added element will be both first and last), and where the queue is not empty (and so the newly added element is the last).

$$\begin{array}{l}
\frac{EnqueuePQ1}{\Delta PQ1} \\
p? : PID \\
\hline
(hdproc = nullpid \wedge \\
\quad procseq' = \{p? \mapsto nullpid\} \wedge \\
\quad hdproc' = p? \wedge \\
\quad lstproc' = p?) \\
\vee ((\exists procseq'' : PID \mapsto GPID \bullet \\
\quad procseq'' = procseq \oplus \{lstproc \mapsto p?\} \wedge \\
\quad procseq' = procseq'' \cup \{p? \mapsto nullpid\} \wedge \\
\quad lstproc' = p?)
\end{array}$$

The existential quantifier can be removed using the one-point rule and the schema becomes

EnqueuePQ1 <hr/> $\Delta PQ1$ $p? : PID$ <hr/> $(hdproc = nullpid \wedge$ $procseq' = \{p? \mapsto nullpid\} \wedge$ $hdproc' = p? \wedge$ $lstproc' = p?)$ $\vee (procseq' = (procseq \oplus \{lstproc \mapsto p?\}) \cup \{p? \mapsto nullpid\} \wedge$ $lstproc' = p?)$

Rewriting the identities, the schema now becomes

EnqueuePQ1 <hr/> $\Delta PQ1$ $p? : PID$ <hr/> $(hdproc = nullpid \wedge$ $\{p? \mapsto nullpid\} = \{p? \mapsto nullpid\} \wedge$ $p? = p? \wedge$ $p? = p?)$ $\vee (procseq \oplus \{lstproc \mapsto p?\}) \cup \{p? \mapsto nullpid\}$ $= (procseq \oplus \{lstproc \mapsto p?\}) \cup \{p? \mapsto nullpid\} \wedge$ $p? = p?)$
--

To calculate the precondition, the fact that $lstproc \in \text{dom } procseq$ allows us to infer that $\text{dom } procseq \neq \emptyset$, so we have

$$(hdproc = nullpid) \vee (hdproc \neq nullpid)$$

$$\Leftrightarrow true$$

More formally,

$$\text{pre EnqueuePQ1} \hat{=} true$$

The next few operations constitute the sub-operations needed to define the dequeue operation. These operations are directly analogous to those required by *PROCESSQUEUE* and are presented in the same order. First, the operation to return the head of the queue is defined.

TheHeadOfPQ1 <hr/> $\Xi PQ1$ $p! : PID$ <hr/> $p! = hdproc$
--

In the present case, returning the head of the queue is as easy as it was at top level. The head is always $hdproc$, so $p! = hdproc$ returns the head element.

The above operation does not guard for the empty queue, so the following is required:

$$\begin{aligned} \text{HeadOfPQ1} &\hat{=} \\ &(\text{IsNonEmptyPQ1} \wedge \text{TheHeadOfPQ1} \wedge \text{SysOk}) \\ &\vee \text{ProcessQueueEmpty} \end{aligned}$$

It expands into:

$\begin{aligned} &\text{HeadOfPQ1} \\ &\Xi \text{PQ1} \\ &p! : \text{PID} \\ &serr! : \text{SYSERR} \end{aligned}$
$\begin{aligned} &(\text{hdproc} \neq \text{nullpid} \wedge \\ &\quad p! = \text{hdproc} \wedge \\ &\quad serr! = \text{sysok}) \\ &\vee serr! = \text{emptyqueue} \end{aligned}$

A simple and easy calculation yields the precondition.

$$\text{pre HeadOfPQ1} \hat{=} \text{hdproc} \neq \text{nullpid}$$

The operation to remove the head of the queue is a little more complex than in the top-level case.

$\begin{aligned} &\text{DelHeadOfPQ1} \\ &\Delta \text{PQ1} \end{aligned}$
$\begin{aligned} &\text{procseq}' = \text{procseq} \triangleleft \{\text{hdproc}\} \\ &\text{hdproc}' = \text{procseq}(\text{hdproc}) \end{aligned}$

The head element must be removed and the head pointer must be updated. In this case, if the queue becomes empty by the deletion of the head element, the last element must be updated to *nullpid*. Note that when *hdproc'* is bound to *nullpid*, the invariant requires that *lstproc'* is also assigned to that value.

To make the operation safer, the following is defined. Schema *DequeuePQ1* is similar to the corresponding operation defined for *PROCESSQUEUE*.

$$\begin{aligned} \text{DequeuePQ1} &\hat{=} \\ &(\text{IsNonEmptyPQ1} \wedge \text{HeadOfPQ1} \wedge \text{DelHeadOfPQ1} \wedge \text{SysOk}) \\ &\vee \text{ProcessQueueEmpty} \end{aligned}$$

The definition expands into:

DequeuePQ1

$\Delta PQ1$

$p! : PID$

$serr! : SYSERR$

$(hdproc \neq nullpid \wedge$
 $p! = hdproc \wedge$
 $procseq' = procseq \triangleleft \{hdproc\} \wedge$
 $hdproc' = procseq(hdproc) \wedge$
 $serr! = sysok)$
 $\vee serr! = emptyqueue$

(Again, it is worth noting that, by the invariant, the assignment of *nullpid* to *hdproc'* implies that *lstproc'* is also bound to *nullpid*.)

Substitution of identicals yields the following as the precondition:

$hdproc \neq nullpid$

by the invariant of *PQ1*, this is equivalent to

$dom\ procseq \neq \emptyset$

To see the first version, it should be noted that $hdproc = lstproc \wedge lstproc' = nullpid$ has the implication that $hdproc \neq lstproc \wedge lstproc' = lstproc$. In any case, $hdproc = lstproc$ and $hdproc \neq nullpid$ conjointly imply that $lstproc \neq nullpid$, so $dom\ procseq \neq \emptyset$, so the precondition is quite adequate.

Theorem 13. $\forall PROCESSQUEUE'; PQ1' \bullet PQ1Init \wedge AbsPTAB1' \Rightarrow PQInit$

PROOF. By the invaraiant of *PQ1*, $hdproc' = nullpid \Leftrightarrow lstproc' = nullpid$. Since $hdproc' = nullpid$, it follows that $procs' = \langle \rangle$. The initialisation schema of *PQ* is precisely $procs' = \langle \rangle$. \square

Theorem 14. $\forall PROCESSQUEUE; PQ1; p? : PID \bullet pre\ Enqueue \wedge AbsPQ1 \Rightarrow pre\ Enqueue1$

PROOF. Trivial ($true \Rightarrow true$). \square

Theorem 15.

$\forall PROCESSQUEUE; PROCESSQUEUE'; PQ1; PQ1'; p? : PID \bullet$
 $pre\ Enqueue \wedge$
 $AbsPQ1 \wedge AbsPQ1' \wedge$
 $EnqueuePQ1$
 $\Rightarrow Enqueue$

PROOF. By the invariant of $PQ1$, $hdproc = nullpid$, which, by the predicate of $AbsPQ1$, implies that $\text{dom } procseq = \emptyset$. The abstraction relation states that $\text{dom } procseq = \text{ran } procs$, so $procs = \langle \rangle$.

By the predicate of $AbsPQ1'$, $hdproc' = \text{head } procs'$ and $lstproc' = \text{last } procs'$. We have $hdproc' = p? \wedge lstproc' = p?$, so $\text{head } procs' = \text{last } procs' = p?$, so $procs' = \langle p? \rangle = \langle \rangle \hat{\wedge} \langle p? \rangle = procs \hat{\wedge} \langle p? \rangle$.

Otherwise, $\text{dom } procseq \neq \langle \rangle$. We have $(procseq \oplus \{lstproc \mapsto p?\} \cup \{p? \mapsto nullpid\})(p?) = nullpid$ and this implies that $lstproc' = p?$ (since the invariant requires that $procseq(lstproc) = nullpid$). This, by the predicate of $AbsPQ1'$, implies that $\text{last } procs' = p?$. Since $hdproc \neq nullpid$, the last conjunct of the abstraction schema,

$$\forall i : 1 \dots \#procs; p : PID \bullet \\ procseq(procs(i)) = procs(i + 1)$$

allows us to infer that $procs \hat{\wedge} \langle p? \rangle$ is equivalent to $procseq'$ and, therefore, $procs \hat{\wedge} \langle p? \rangle = procs'$ as required. \square

Theorem 16.

$$\forall PROCESSQUEUE; PQ1 \bullet \\ pre \text{ DequeuePROCESSQUEUE} \wedge AbsPQ1 \Rightarrow pre \text{ DequeuePQ1}$$

PROOF. The precondition of $\text{DequeuePROCESSQUEUE}$ is $procs \neq \langle \rangle$ and that of DequeuePQ1 is $\text{dom } procseq \neq \emptyset$. The predicate of the $AbsPQ1$ states that $\text{dom } procseq = \text{ran } procs$, so $procs \neq \langle \rangle$ implies that $\text{ran } procs \neq \emptyset$. Therefore, we have $\text{ran } procs \neq \emptyset$ and $\text{ran } procs = \text{dom } procseq$, so $\text{dom } procseq = \emptyset$. \square

Theorem 17.

$$\forall PROCESSQUEUE; PROCESSQUEUE'; PQ1; PQ1'; \\ p! : PID; serr! : SYSERR \bullet \\ pre \text{ DequeuePROCESSQUEUE} \wedge \\ AbsPQ1 \wedge AbsPQ1' \wedge \\ \text{DequeuePQ1} \\ \Rightarrow \text{DequeuePROCESSQUEUE}$$

PROOF. First of all, we have $hdproc \neq nullpid$. By the invariant, this implies that $\text{dom } procseq \neq \emptyset$ which, in turn, by the abstraction relation, $AbsPQ1$, implies that $\text{ran } procs \neq \emptyset$ or $procs \neq \langle \rangle$.

Now, by the predicate of $AbsPQ1$, $hdproc = \text{head } procs$, so $\text{head } procs = p?$.

We have $procseq \triangleleft \{hdproc\}$ implies $(\text{dom } procseq) \setminus \{hdproc\}$. By the abstraction schema, $AbsPQ1$, $hdproc = \text{head } procs$, so we are entitled to infer that $\text{ran } procs \setminus \{\text{head } procs\} = (\text{dom } procseq) \setminus \{hdproc\}$, so $\text{head } procs$ is removed from $procs$ when $hdproc$ is. By the identity, $hdproc' = procseq(hdproc)$,

$head\ pros'$ = $procseq(head\ pros)$ = $procseq(procs(1))$ = $procs(1 + 1)$ = $procs(2)$. This implies that $procs' = tail\ pros$.

We can check that the result has sufficient elements by observing that $\#(procseq \triangleleft \{hdproc\}) = (\# \text{ dom } procseq) - 1 = \# tail\ pros = \#procs - 1$. \square

3.4.3 Refinement Two

In this refinement, the process queue is reduced to a queue in the process table. This refinement uses the *next* attribute of the process descriptor. The refinement process is achieved by reducing the function *procseq* to the *next* sequence in a manner that should be relatively clear and familiar.

This refinement saves space in the kernel by reducing every FIFO queue of processes to a head and end pointer and a chain using the *next* process attribute.

Comparison of the following schema and *PQ1* will reveal that the differences are more apparent than real. In the present case, the *next* function in *PTAB2* takes over from *procseq*, thus permitting the abbreviation of the *PQ2* schema.

$PQ2$ <hr/> <i>PTAB2</i> $hdq, endq : GPID$ <hr/> $hdq = nullpid \Leftrightarrow endq = nullpid$ $hdq \neq nullpid \Leftrightarrow$ $\quad next(endq) = nullpid$ $hdq \neq nullpid \Rightarrow$ $\quad endq \in next^*(\{hdq\})$

Here, again, the transitive closure of a relational image is employed to denote a subset.

The initialisation schema is as one would expect:

$PQ2Init$ <hr/> $PQ2'$ <hr/> $hdq' = nullpid$ $endq' = nullpid$
--

The operation to enqueue a process identifier on *PQ2* is defined. Just as was the case with *PQ1*, the predicate is divided into two cases: the case in which the queue is empty and that in which the queue is non-empty.

In the first case, the head and last variables must be assigned to $p?$, the identifier of the process being enqueued, and $p?$ must be added to *next*. Since $p?$ is now the last element of the chain, the image of $p?$ under *next* must be *nullpid*, so $\{p? \mapsto nullpid\}$ must be added to *next*. In the second case, the

queue is not empty, so $p?$ must be added to the end of the queue. To satisfy the invariant, $next'(p?) = nullpid$ so $nullpid$ must be added to $next$, as well as $p?$; for the reason that there are two additions, not one, what amounts to a sequential composition is hidden within this schema.

$\frac{EnqueuePQ2}{\Delta PQ2}$ $p? : PID$ <hr style="border: 0.5px solid black;"/> $(hdq = nullpid \wedge$ $hdq' = p? \wedge$ $endq' = p? \wedge$ $next' = next \oplus \{p? \mapsto nullpid\})$ $\vee (endq' = p? \wedge$ $(\exists next'' : PID \rightarrow GPID \bullet$ $next'' = next \oplus \{endq \mapsto p?\} \wedge$ $next' = next'' \oplus \{p? \mapsto nullpid\}))$
--

The schema simplifies to

$\frac{EnqueuePQ2}{\Delta PQ2}$ $p? : PID$ <hr style="border: 0.5px solid black;"/> $(hdq = nullpid \wedge$ $hdq' = p? \wedge$ $endq' = p? \wedge$ $next' = next \oplus \{p? \mapsto nullpid\})$ $\vee (endq' = p? \wedge$ $next' = (next \oplus \{endq \mapsto p?\}) \oplus \{p? \mapsto nullpid\})$

Immediately, the precondition can be calculated and can be questioned:

$$\text{pre } EnqueuePQ2 \hat{=} hdq = nullpid \vee endq = p?$$

It is clear that $endq = p?$ implies that $hdq \neq nullpid$, so the precondition can be further simplified to

$$\text{pre } EnqueuePQ2 \hat{=} true$$

The remaining operations are defined in the same order as for $PQ1$. The definitions are all straightforward and should be immediately obvious, given the definition of $PQ1$ and $PQ2$.

$\frac{IsNonEmptyPQ2}{\Xi PQ2}$ <hr style="border: 0.5px solid black;"/> $hdq \neq nullpid$

The invariant of $PQ2$ states that $hdq = nullpid$ exactly when $endq = nullpid$ and in this case, the image of hdq through $next$ is the empty set, so the queue must be empty.

The operation to remove the head of the queue is defined as follows. As should now be familiar, this definition will have to be strengthened to account for the empty queue.

$TheHeadOfPQ2$
$\Xi PQ2$ $p! : PID$
$p! = hdq$

The strengthened definition now follows.

$$HeadOfPQ2 \hat{=} (IsNonEmptyPQ2 \wedge TheHeadOfPQ2) \vee ProcessQueueEmpty$$

$DelHeadOfPQ2$
$\Delta PQ2$
$hdq' = next(hdq)$ $next' = next \oplus \{hdq \mapsto nullpid\}$ $hdq = endq \wedge endq' = nullpid$

The operation to dequeue an element from the queue is now defined.

$$DequeuePQ2 \hat{=} (HeadOfPQ2 \wedge DelHeadOfPQ2 \wedge SysOk) \vee ProcessQueueEmpty$$

It expands into

$DequeuePQ2$
$\Delta PQ2$ $p! : PID$ $serr! : SYSERR$
$(hdq \neq nullpid \wedge$ $p! = hdq \wedge$ $hdq' = next(hdq) \wedge$ $next' = next \oplus \{hdq \mapsto nullpid\} \wedge$ $serr! = sysok)$ $\vee serr! = emptyqueue$

The precondition can now be calculated.

$$\begin{aligned} \text{pre } DequeuePQ2 \hat{=} \\ \exists PQ2'; p! : PID \bullet \\ \quad hdq \neq nullpid \wedge \\ \quad p! = hdq \wedge \\ \quad hdq' = next(hdq) \wedge \\ \quad next' = next \oplus \{hdq \mapsto nullpid\} \end{aligned}$$

This version simplifies to

$$\begin{aligned} \text{pre } DequeuePQ2 &\hat{=} \\ &hdq \neq \text{nullpid} \wedge \\ &hdq = hdq \wedge \\ &\text{next}(hdq) = \text{next}(hdq) \wedge \\ &\text{next} \oplus \{hdq \mapsto \text{nullpid}\} = \text{next} \oplus \{hdq \mapsto \text{nullpid}\} \end{aligned}$$

and then to

$$hdq \neq \text{nullpid}$$

A more general statement of the above is

$$\text{next}^*(\{hdq\}) \setminus \{\text{nullpid}\} \neq \emptyset$$

Therefore, we have

$$\text{pre } DequeuePQ2 \hat{=} \text{next}^*(\{hdq\}) \setminus \{\text{nullpid}\} \neq \emptyset$$

The abstraction relation is now defined. It should be obvious.

$AbsPQ2$
$PQ1$ $PQ2$
$hdq = hdprocs$ $endq = lstprocs$ $\text{dom } procseq \subseteq \text{dom } next$ $\text{ran } procseq \subseteq \text{ran } next$ $\text{dom } procq = \text{next}^*(\{hdq\}) \setminus \{\text{nullpid}\}$ $\forall p : PID \bullet$ $p \in \text{dom } procseq \Rightarrow procseq(p) = next(p)$

Once again, this abstraction relation is mostly the identity. The two \subseteq relations do not cause much of a problem and should not deter us from considering the above a function, for they are not the most important conjuncts.

Theorem 18. $\forall PQ1'; PQ2' \bullet PQ2Init \wedge AbsPQ2' \Rightarrow PQ1Init$

PROOF. By the abstraction relation, $hdq' = hdproc'$ and $endq' = lstproc'$, so $hdq' = \text{nullpid} = hdproc'$ and $endq' = \text{nullpid} = lstproc'$. \square

Theorem 19. $\forall PQ1; PQ2; p? : PID \bullet \text{pre } EnqueuePQ1 \wedge AbsPQ2 \Rightarrow \text{pre } EnqueuePQ2$

PROOF. Both preconditions are *true* and *true* \Rightarrow *true* is, clearly, *true*. \square

Theorem 20.

$$\begin{aligned}
& \forall PQ1; PQ1'; PQ2; PQ2'; p? : PID \bullet \\
& \quad pre\ EnqueuePQ1 \wedge \\
& \quad \quad AbsPTAB2 \wedge \\
& \quad \quad AbsPTAB2' \wedge \\
& \quad \quad EnqueuePQ2 \\
& \Rightarrow EnqueuePQ1
\end{aligned}$$

PROOF. Immediate from the abstraction relations. \square

Theorem 21.

$$\begin{aligned}
& \forall PQ1; PQ2 \bullet \\
& \quad pre\ DequeuePQ1 \wedge AbsPQ2 \Rightarrow pre\ DequeuePQ2
\end{aligned}$$

PROOF. The precondition of $pre\ DequeuePQ1$ is $\text{dom}\ procseq \neq \emptyset$ and that of $pre\ DequeuePQ2$ is $next^*(\{hdq\}) \setminus \{nullpid\} \neq \emptyset$. By the abstraction relation, $AbsPQ2$, we have $\text{dom}\ procseq = next^*(\{hdq\}) \setminus \{nullpid\}$. \square

Theorem 22.

$$\begin{aligned}
& \forall PQ1; PQ1'; PQ2; PQ2'; p! : PID; serr! : SYSERR \bullet \\
& \quad pre\ DequeuePQ1 \wedge \\
& \quad \quad AbsPQ2 \wedge \\
& \quad \quad AbsPQ2' \wedge \\
& \quad \quad DequeuePQ2 \\
& \Rightarrow DequeuePQ1
\end{aligned}$$

PROOF. The precondition of $DequeuePQ1$ is $hdproc \neq nullpid$.

The interesting part of the proof is as follows. $hdq' = next(hdq) = next' = next \oplus \{hd \mapsto nullpid\}$. By the predicate of $AbsPQ2'$, $hdq' = hdproc'$, so

$$\begin{aligned}
hdproc' & \\
& = next(hdq) \\
& = procseq(hdq) \\
& = procseq(hdproc).
\end{aligned}$$

We have $next' = next \oplus \{hdq \mapsto nullpid\}$, which implies that $procseq \triangleleft \{hdproc\} = procseq'$.

To see this, consider

$$\begin{aligned}
\text{dom}\ procseq & \\
& = next^*(\{hdq\}) \setminus \{nullpid\} \\
& = next^*(\{next(hdq)\}) \setminus \{nullpid\} \\
& = next^+(\{hdq\}) \setminus \{nullpid\} \\
& = (next^*(\{hdq\}) \setminus \{nullpid\}) \setminus \{hdq\} \\
& = (\text{dom}\ procseq) \setminus \{hdq\} \\
& = (\text{dom}\ procseq) \setminus \{hdproc\} \quad \text{By definition of } \triangleleft \\
& = procseq \triangleleft \{hdproc\}
\end{aligned}$$

\square

The schemata from this last refinement have now been shown to be correct. They can be converted directly into executable code.

3.5 Priority Queue

In this kernel, the data structure used by the scheduler is a priority queue. This is to be interpreted as a sequence of process identifiers, ordered by priority. The operations are the usual ones (enqueue, dequeue). The enqueue operation requires either that the sequence is sorted or that the appropriate place to insert the new element is found.

In this section, the priority queue is specified in terms of a sequence. The aim is eventually to refine it to a chain running through the *next* function in *PTAB2*.

As usual, the error schemata are defined first. There are two cases: the case in which the queue is full and that in which it is empty.

<i>PRIOQFull</i>
<i>serr!</i> : <i>SYSERR</i>
<i>serr!</i> = <i>schedqfull</i>

<i>PRIOQEmpty</i>
<i>serr!</i> : <i>SYSERR</i>
<i>serr!</i> = <i>schedqempty</i>

3.5.1 Top Level

<i>PRIOQ</i>
<i>PTAB</i>
<i>pq</i> : seq <i>PID</i>
<i>maxs</i> : \mathbb{N}_1
$\#pq \leq maxs$
ran <i>pq</i> \subset <i>used</i>
$\forall i : 1.. \#pq - 1 \bullet$
$prio(pq(i)) \leq prio(pq(i + 1))$

The queue container is *pq* and its maximum size is represented by *maxs*. The elements of *pq* are held in ascending order so that the highest priority corresponds to the lowest index. The invariant requires that all elements of *pq*

must be elements of *used* and that *nullpid* is never an element of the queue. It is also required that the identifier of the idle process should never be an element of *pq* but this is harder to do.

The initialisation operation merely sets the maximum length of the queue and the queue to empty.

<i>PRIOQInit</i>
$\Xi PRIOQ'$
$mps? : \mathbb{N}_1$
$maxs' = mps?$
$pq' = \langle \rangle$

The following schema determines whether the priority queue is empty.

<i>IsEmptyPRIOQ</i>
$\Xi PRIOQ$
$pq = \langle \rangle$

The current head of the priority queue is returned as *p!* by the next schema. The priority queue is a sequence, so the *head* operation is applicable.

<i>PRIOQHd</i>
$\Xi PRIOQ$
$p! : PID$
$p! = head\ pq$

When enqueueing an element, it is necessary to be able to obtain the last element of the queue. The following schema represents an operation that does just that.

<i>PRIOQLast</i>
$\Xi PRIOQ$
$p! : PID$
$p! = last\ pq$

The operation of enqueueing an element is quite involved. This is because the queue is sorted by priority. The first part of the operation enqueuees a new element on the head of the queue. This operation is performed whenever the priority of the new element, *p?*, is higher (lower in value, note) than the current head of *pq*.

<i>PRIOQEnqueueHd</i>
$\Delta PRIOQ$
$p? : PID$
$\langle p? \rangle \frown pq = pq'$

Next, the operation to enqueue an element at the end of the queue is defined. This operation is performed whenever the priority of the new element $p?$ is lower (higher in value, note) than the current last element of pq .

PRIOQEnqueueLast <hr/> ΔPRIOQ $p? : \text{PID}$ <hr/> $pq' = pq \hat{\ } \langle p? \rangle$
--

If the queue is empty and a new element is to be added, the following schema defines the operation to enqueue on an empty queue.

PRIOQAddSingleton <hr/> ΔPRIOQ $p? : \text{PID}$ <hr/> $pq' = \langle p? \rangle$

Finally, there is the operation that inserts a new element, $p?$, into a queue. When this operation is used, it is known that the priority of $p?$ is less than that of the head of pq and greater than its last element.

PRIOQInsert <hr/> ΔPRIOQ $p? : \text{PID}$ <hr/> $\exists s_1, s_2 : \text{seq PID} \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\ } s_2 = pq \bullet$ $\text{prio}(\text{last } s_1) < \text{prio}(p?) \wedge$ $\text{prio}(p?) \leq \text{prio}(\text{head } s_2) \wedge$ $pq' = s_1 \hat{\ } \langle p? \rangle \hat{\ } s_2$

This operation divides the queue, pq , into two parts, s_1 and s_2 , where the last element of s_1 has a priority higher than that of $p?$ and the first element of s_2 has a priority that is at least that of $p?$.

The next schema defines one of the priority tests required by the enqueue operation. It is satisfied when the priority of $p?$, the element to be enqueued, is higher (i.e., of lower value) than that of the head of pq . In this case, $p?$ should be added to the head of the queue using *PRIOQEnqueueHd*.

ShouldAddPRIOQHd <hr/> ΞPRIOQ $p? : \text{PID}$ <hr/> $\text{prio}(p?) \leq \text{prio}(\text{head } pq)$
--

The following schema defines a predicate that is satisfied when the priority of the last element of pq is lower than that of $p?$. When this is the case, $p?$ is added to pq at the end using *PRIOQEnqueueLast*.

$\text{ShouldAddPRIOQLast}$
ΞPRIOQ
$p? : \text{PID}$
$\text{prio}(\text{last } pq) < \text{prio}(p?)$

The specification of the enqueue operation is given by the *PRIOQEnqueue* schema.

$$\begin{aligned}
 \text{PRIOQEnqueue} &\hat{=} \\
 &(\text{CanEnqueuePRIOQ} \wedge \\
 &\quad ((\text{IsEmptyPRIOQ} \wedge \text{PRIOQAddSingleton}) \vee \\
 &\quad (\text{ShouldAddPRIOQHd} \wedge \text{PRIOQEnqueueHd}) \vee \\
 &\quad (\text{ShouldAddPRIOQLast} \wedge \text{PRIOQEnqueueLast}) \vee \\
 &\quad \text{PRIOQInsert}) \wedge \\
 &\quad \text{SysOk}) \\
 &\vee \text{PRIOQFull}
 \end{aligned}$$

This schema expands as follows:

PRIOQEnqueue
ΔPRIOQ
$p? : \text{PID}$
$\text{serr!} : \text{SYSERR}$
$(\#pq < \text{maxs} \wedge$
$((pq = \langle \rangle \wedge pq' = \langle p? \rangle) \vee$
$(\text{prio}(p?) \leq \text{prio}(\text{head } pq) \wedge pq' = \langle p? \rangle \hat{\cap} pq) \vee$
$(\text{prio}(\text{last } pq) < \text{prio}(p?) \wedge pq' = pq \hat{\cap} \langle p? \rangle) \vee$
$(\exists s_1, s_2 : \text{seq } \text{PID} \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\cap} s_2 = pq \bullet$
$\quad \text{prio}(\text{last } s_1) < \text{prio}(p?) \wedge$
$\quad \text{prio}(p?) \leq \text{prio}(\text{head } s_2) \wedge$
$\quad pq' = s_1 \hat{\cap} \langle p? \rangle \hat{\cap} s_2) \wedge$
$\quad \text{serr!} = \text{sysok})$
$\vee \text{serr!} = \text{schedqfull}$

Before moving on, it is necessary to prove a small result. This will help us at a later stage. The result is similar to the “implicit” precondition.

Lemma 1. $\forall p : \text{PID} \bullet p \in \text{ran } pq' \Rightarrow p \in \text{used}$

PROOF. By the invariant of *PRIOQ*, $\text{ran } pq \subset \text{used}$. Since there is no modification of *used* in the schema of *PRIOQEnqueue*, so the addition of $p?$ to pq does not affect *used*. Therefore, for the invariant to hold, it is necessary for $p? \in \text{used}$, so $\text{ran}(pq \hat{\cap} \langle p? \rangle) \subset \text{used}$.

Moreover, the invariant of *PTAB* states that $\text{dom } prio = used$. For this operation to be well-defined, $prio(p?)$ must also be well-defined. For this to be the case, $p? \in used$, as required. \square

The enqueue operation will be refined in the next subsection, so its precondition must be calculated.

$$\begin{aligned}
\text{pre } PRIOQEnqueue &\hat{=} \\
&\exists PRIOQ'; serr! : SYSERR \bullet \\
&\quad (\#pq < maxs \wedge \\
&\quad \quad ((pq = \langle \rangle \wedge pq' = \langle p? \rangle) \vee \\
&\quad \quad \quad (prio(p?) \leq prio(head\ pq) \wedge pq' = \langle p? \rangle \hat{\wedge} pq) \vee \\
&\quad \quad \quad (prio(last\ pq) < prio(p?) \wedge pq' = pq \hat{\wedge} \langle p? \rangle) \vee \\
&\quad \quad \quad (\exists s_1, s_2 : \text{seq } PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\wedge} s_2 = pq \bullet \\
&\quad \quad \quad \quad prio(last\ s_1) < prio(p?) \wedge \\
&\quad \quad \quad \quad prio(p?) \leq prio(head\ s_2) \wedge \\
&\quad \quad \quad \quad pq' = s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2)) \wedge \\
&\quad \quad serr! = sysok) \\
&\quad \vee serr! = schedqfull
\end{aligned}$$

Since $serr!$ does not contribute to the precondition and for the reason that $\text{pre}(A \vee B) \Leftrightarrow \text{pre } A \vee \text{pre } B$, we can omit all occurrences of this variable immediately. This gives

$$\begin{aligned}
\text{pre } PRIOQEnqueue &\hat{=} \\
&\exists PRIOQ'; serr! : SYSERR \bullet \\
&\quad (\#pq < maxs \wedge \\
&\quad \quad ((pq = \langle \rangle \wedge pq' = \langle p? \rangle) \vee \\
&\quad \quad \quad (prio(p?) \leq prio(head\ pq) \wedge pq' = \langle p? \rangle \hat{\wedge} pq) \vee \\
&\quad \quad \quad (prio(last\ pq) < prio(p?) \wedge pq' = pq \hat{\wedge} \langle p? \rangle) \vee \\
&\quad \quad \quad (\exists s_1, s_2 : \text{seq } PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\wedge} s_2 = pq \bullet \\
&\quad \quad \quad \quad prio(last\ s_1) < prio(p?) \wedge \\
&\quad \quad \quad \quad prio(p?) \leq prio(head\ s_2) \wedge \\
&\quad \quad \quad \quad pq' = s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2)))
\end{aligned}$$

We can now simplify the precondition schema to

$$\begin{aligned}
\text{pre } PRIOQEnqueue &\hat{=} \\
&(\#pq < maxs \wedge \\
&\quad (pq = \langle \rangle \\
&\quad \vee (prio(p?) \leq prio(head\ pq)) \\
&\quad \vee (prio(last\ pq) < prio(p?)) \\
&\quad \vee (\exists s_1, s_2 : \text{seq } PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\wedge} s_2 = pq \bullet \\
&\quad \quad prio(last\ s_1) < prio(p?) \wedge \\
&\quad \quad prio(p?) \leq prio(head\ s_2))))
\end{aligned}$$

It is clear that

$$\begin{aligned}
& (\text{prio}(p?) \leq \text{prio}(\text{head } pq)) \\
& \vee (\text{prio}(\text{last } pq) < \text{prio}(p?)) \\
& \vee (\exists s_1, s_2 : \text{seq } PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\wedge} s_2 = pq \bullet \\
& \quad \text{prio}(\text{last } s_1) < \text{prio}(p?) \wedge \\
& \quad \text{prio}(p?) \leq \text{prio}(\text{head } s_2))
\end{aligned}$$

implies that $\text{prio}(p?) \in \text{PPRIO}$ and that $pq \neq \langle \rangle$. It is also clear that $\text{prio}(p?) \in \text{PPRIO} \Leftrightarrow \text{true}$, so this part reduces to $pq \neq \langle \rangle$. Plugging this back into the rest of the precondition, we obtain

$$\#pq < \text{maxs} \wedge (pq = \langle \rangle \vee pq \neq \langle \rangle)$$

or

$$\begin{aligned}
\#pq < \text{maxs} \wedge \text{true} & \Leftrightarrow \\
\#pq < \text{maxs} &
\end{aligned}$$

So, we may conclude that

$$\text{pre } \text{PRIOQEnqueue} \hat{=} \#pq < \text{maxs}$$

The operation to remove an element of pq is defined by the following schema:

$ \begin{array}{l} \text{PRIOQRemove} \\ \hline \Delta \text{PRIOQ} \\ p? : PID \\ \hline \exists s_1, s_2 : \text{seq } PID \bullet \\ \quad s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2 = pq \wedge \\ \quad s_1 \hat{\wedge} s_2 = pq' \end{array} $
--

Unfortunately, it is not possible to remove an element from an empty queue. Indeed, it is necessary to define an operation that first tests whether pq is empty. The reason for this is that when the scheduler's queue is empty, the idle process must be scheduled.

$$\begin{aligned}
\text{DelPRIOQElem} & \hat{=} \\
& \neg \text{IsEmptyPRIOQ} \wedge \text{PRIOQRemove}
\end{aligned}$$

This operation expands into the following schema:

$ \begin{array}{l} \text{DelPRIOQElem} \\ \hline \Delta \text{PRIOQ} \\ p? : PID \\ \hline pq \neq \langle \rangle \\ \exists s_1, s_2 : \text{seq } PID \bullet \\ \quad s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2 = pq \wedge \\ \quad s_1 \hat{\wedge} s_2 = pq' \end{array} $
--

This is an operation that will be used by the scheduler, so will be refined. For this reason, its precondition must be calculated.

$$\begin{aligned} \text{pre } \text{DelPRIOQElem} &\hat{=} \\ &\exists \text{PRIOQ}' \bullet \\ &\quad pq \neq \langle \rangle \wedge \\ &\quad (\exists s_1, s_2 : \text{seq } \text{PID} \bullet \\ &\quad \quad s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2 = pq \wedge \\ &\quad \quad s_1 \hat{\wedge} s_2 = pq') \end{aligned}$$

This simplifies to:

$$\text{pre } \text{DelPRIOQElem} \hat{=} pq \neq \langle \rangle \wedge p? \in \text{ran } pq$$

The second conjunct is justified as follows. It is clear that $\text{ran } pq = \text{ran}(s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2)$ by the definition of $\hat{\wedge}$ and of sequence. Therefore, let $\text{ran } s_1 = R_1$ and $\text{ran } s_2 = R_2$. It follows that, since $p? \in \text{ran } pq$, $p? \notin R_1 \cup R_2$, so $\text{ran } pq = R_1 \cup R_2 \cup \{p?\}$.

Finally, we observe that $p? \in \text{ran } pq$ implies $pq \neq \langle \rangle$, so

$$\text{pre } \text{DelPRIOQElem} \hat{=} p? \in \text{ran } pq$$

The scheduler requires that it must be possible to inspect the head of pq and also to remove pq 's head as a separate operation. Dequeueing is, therefore, composed of these two operations. The following schema defines an operation to remove the head of pq . Since pq is just a sequence, the *tail* operation is perfect for our needs.

PRIOQDelHd
ΔPRIOQ
$pq' = \text{tail } pq$

For the precondition, calculation yields

$$\begin{aligned} \text{tail } pq &= \text{tail } pq \\ &\Leftrightarrow \text{true} \end{aligned}$$

However, this is not of much use. The stronger precondition, namely $pq \neq \langle \rangle$ is preferred.

The dequeue operation is composed of returning the head and then removing it. This is the core of the following definition.

$$\begin{aligned} \text{PRIOQDequeue} &\hat{=} \\ &(\neg \text{IsEmptyPRIOQ} \wedge \text{PRIOQHd} \wedge \text{PRIOQDelHd} \wedge \text{SysOk}) \\ &\vee \text{PRIOQEmpty} \end{aligned}$$

The interesting part is the second conjunct:

$PRIOQHd \wedge PRIOQDelHd$
$\Delta PRIOQ$ $p! : PID$
$p! = head\ pq$ $pq' = tail\ pq$

Again, calculation yields the weak precondition, *true*. A moment's thought shows that the precondition $pq \neq \langle \rangle$ also implies the operation.

The entire schema expands into

$PRIOQDequeue$
$\Delta PRIOQ$ $p! : PID$ $serr! : SYSERR$
$(pq \neq \langle \rangle \wedge$ $\quad p! = head\ pq \wedge$ $\quad pq' = tail\ pq \wedge$ $\quad serr! = sysok)$ $\vee serr! = schedqempty$

Schema *PRIOQDequeue*'s precondition can now be calculated. We first have

$$\begin{aligned}
 \text{pre } PRIOQDequeue &\hat{=} \\
 &\exists PRIOQ'; p! : PID; serr! : SYSERR \bullet \\
 &\quad (pq \neq \langle \rangle \wedge \\
 &\quad \quad p! = head\ pq \wedge \\
 &\quad \quad pq' = tail\ pq \wedge \\
 &\quad \quad serr! = sysok) \\
 &\quad \vee serr! = schedqempty
 \end{aligned}$$

This simplifies to:

$$\begin{aligned}
 \text{pre } PRIOQDequeue &\hat{=} \\
 &(pq \neq \langle \rangle \wedge \\
 &\quad head\ pq = head\ pq \wedge \\
 &\quad tail\ pq = tail\ pq \wedge \\
 &\quad sysok = sysok) \\
 &\quad \vee schedqempty = schedqempty
 \end{aligned}$$

This is clearly equivalent to

$$\begin{aligned}
 \text{pre } PRIOQDequeue &\hat{=} \\
 &pq \neq \langle \rangle
 \end{aligned}$$

3.5.2 Refinement One

The first refinement consists of replacing the sequence by a function. The domain of the function is a numeric type, $1 \dots maxs1$, where $maxs1 = maxs$ or the maximum length of the sequence, pq , in the top-level specification (the maximum number of elements in this queue, too). The range is PID , as was the case in the specification. Therefore, the domain permits the function to represent as many values as the original sequence. The variable $maxs1$ records the maximum size of the queue at this level, $pq1$. The final variable is $nxtp$, the index of the next element to be added to $pq1$ (which can be thought of as a one-dimensional array or vector).

$PRIOQ1$ $pq1 : 1 \dots maxs1 \rightarrow PID$ $maxs1 : \mathbb{N}_1$ $nxtp : 1 \dots maxs + 1$ <hr style="border: 0.5px solid black;"/> $\forall i : 1 \dots nxtp - 2 \bullet$ $prio1(pq1(i)) \leq prio(pq1(i + 1))$

Note that $pq1$ is ordered by priority. The condition that every element of $pq1$ is in *used* (or, equivalently, at this level, not in the free chain) is not repeated. The reason for this is that it can be inferred from the equivalent schema in the specification.

The initialisation operation is defined next.

$PRIOQInit1$ $PRIOQ1'$ $mps? : \mathbb{N}_1$ <hr style="border: 0.5px solid black;"/> $maxs1' = mps?$ $nxtp' = 1$

The initialisation consists only of setting the maximum length of the queue and setting the initial value of $nxtp$ to 1 (i.e., the beginning of the vector).

The next schema defines a predicate that is true when $pq1$ is empty.

$IsEmptyPRIOQ1$ $\exists PRIOQ1$ <hr style="border: 0.5px solid black;"/> $nxtp = 1$
--

This operation's predicate should be compared with the initialisation schema. In both cases $nxtp$ takes the value 1. The scheme adopted here is that the element is assigned to the element indexed by $nxtp$ which is then incremented.

The following few operations are concerned with accessing the first and last elements of the queue, with determining whether the element to be added

to the queue has an appropriate priority and with inserting a new element into the queue. The operations correspond directly to those in the specification as presented in the last section.

$PRIOQHd1$
$\Xi PRIOQ1$
$p! : PID$
$p! = pq1(1)$

$PRIOQLast1$
$\Xi PRIOQ1$
$p! : PID$
$p! = pq1(nxtp - 1)$

The next schema defines an operation that is satisfied when the length of the queue is less than the maximum.

$CanEnqueuePRIOQ1$
$\Xi PRIOQ1$
$nxtp < maxs + 1$

As in the specification, this operation enqueues an element at the head of the queue (because it has a priority higher than any queue element).

$PRIOQEnqueueHd1$
$\Delta PRIOQ1$
$p? : PID$
$pq1' = pq1 \oplus \{1 \mapsto p?\}$

The following operation enqueues an element at the end of the queue (because it has a priority lower than any in the queue).

$PRIOQEnqueueLast1$
$\Delta PRIOQ1$
$p? : PID$
$pq1' = pq1 \oplus \{nxtp \mapsto p?\}$
$nxtp' = nxtp + 1$

The next schema defines an operation that moves the elements of a vector up by one place. Note that this is an example of how arrays (vectors) and functions are considered equivalent.

$\frac{MovePRIOQUp1}{\Delta PRIOQ1}$
$\forall i : 1 .. nstp - 1 \bullet$ $pq1' = pq1 \oplus \{i + 1 \mapsto pq1(i)\}$ $nstp' = nstp + 1$

Finally, we are able to define the enqueue operation. As with the specification, the operation is defined in small parts that are composed to form the final operation. First, the operation to enqueue on the head is defined.

$$PRIOQEnqueueHd1 \hat{=} MovePRIOQUp1 \wp PRIOQEnqueueHd1$$

This expands into:

$\frac{PRIOQEnqueueHd1}{\Delta PRIOQ1}$ $p? : PID$
$\exists pq1'' : 1 .. maxs1 \rightarrow PID \bullet$ $(\forall i : 1 .. nstp - 1 \bullet$ $pq1'' = pq1 \oplus \{i + 1 \mapsto pq1(i)\}) \wedge$ $nstp' = nstp + 1 \wedge$ $pq1' = pq1'' \oplus \{1 \mapsto p?\}$

If the queue is empty, the following is used to enqueue the new element.

$\frac{PRIOQAddSingleton1}{\Delta PRIOQ1}$ $p? : PID$
$pq1' = \{nstp \mapsto p?\}$ $nstp' = nstp + 1$

This schema defines the inverse of the *MovePRIOQUp1* schema. In this case, the elements of the vector are moved down one place and the first element is over-written.

$\frac{PRIOQMoveUpFrom}{\Delta PRIOQ1}$ $where? : 1 .. maxs1$
$\forall j : where? + 1 .. nstp - 1 \bullet$ $pq1' = pq1 \oplus \{j + 1 \mapsto pq1(j)\}$

The next operation sets the $i + 1$ st element to $p?$. This is used when inserting a new element into the queue.

$\begin{array}{l} \text{PRIOQSetIthSucc} \\ \Delta \text{PRIOQ1} \\ p? : \text{PID} \\ i? : 1 \dots \text{maxs1} \end{array}$
$pq1' = pq1 \oplus \{i + 1 \mapsto p?\}$

This schema defines a predicate that is true when the new element should be enqueued on the head of $pq1$ (i.e., when it has a higher priority than the current head—recall that higher priority is equivalent to *lower* value for the priority).

$\begin{array}{l} \text{ShouldAddPRIOQHd1} \\ \exists \text{PRIOQ1} \\ p? : \text{PID} \end{array}$
$\text{prio1}(p?) \leq \text{prio1}(pq1(1))$

The test for adding at the end is defined next.

$\begin{array}{l} \text{ShouldAddPRIOQLast1} \\ \exists \text{PRIOQ1} \\ p? : \text{PID} \end{array}$
$\text{prio1}(pq1(\text{nxtp} - 1)) < \text{prio1}(p?)$

Next comes a predicate that is true when the priority of the element to be added to the queue is somewhere between those of the head and the last elements.

$\begin{array}{l} \text{PRIOQInsertMidPoss1} \\ \exists \text{PRIOQ1} \\ p? : \text{PID} \\ i? : 1 \dots \text{maxs1} \end{array}$
$\begin{array}{l} \text{prio1}(pq1(i)) < \text{prio1}(p?) \\ \text{prio1}(p?) \leq \text{prio1}(pq1(i + 1)) \end{array}$

Associated with this predicate is the PRIOQInsert1 operation. This operation inserts a new element somewhere between the head and the last elements, based upon its priority.

$$\begin{aligned} \text{PRIOQInsert1} &\hat{=} \\ &\exists i : 1 \dots \text{nxtp} - 2 \bullet \\ &\quad \text{PRIOQInsertMidPoss1}[i/i?] \wedge \\ &\quad (\text{PRIOQMoveUpFrom}[i/where?] \text{ } \text{PRIOQSetIthSucc}[i/i?]) \wedge \\ &\quad \text{nxtp}' = \text{nxtp} + 1 \end{aligned}$$

This expands into:

$\Delta PRIOQ1$ $p? : PID$ <hr style="width: 20%; margin-left: 0;"/> $\exists i : 1 .. n\text{ntp} - 2 \bullet$ $prio1(pq1(i)) < prio1(p?) \wedge$ $prio1(p?) \leq prio1(pq1(i + 1)) \wedge$ $(\exists pq1'' : 1 .. \text{maxs1} \rightarrow PID \bullet$ $(\forall j : i + 1 .. n\text{ntp} - 1 \bullet$ $pq1'' = pq1 \oplus \{j + 1 \mapsto pq1(j)\}) \wedge$ $pq1' = pq1'' \oplus \{i + 1 \mapsto p?\}) \wedge$ $n\text{ntp}' = n\text{ntp} + 1$

Finally, the enqueue operation can be defined. It is given by the following formula:

$$PRIOQEnqueue1 \hat{=} \\
(CanEnqueuePRIOQ1 \wedge \\
((IsEmptyPRIOQ1 \wedge PRIOQAddSingleton1) \vee \\
(ShouldAddPRIOQHd1 \wedge PRIOQEnqueueHd1) \vee \\
(ShouldAddPRIOQLast1 \wedge PRIOQEnqueueLast1) \vee \\
PRIOQInsert1) \wedge \\
SysOk) \\
\vee PRIOQFull$$

This complex definition expands into the following schema

$PRIOQEnqueue1$ <hr style="width: 100%;"/> $\Delta PRIOQ1$ $p? : PID$ $serr! : SYSERR$ <hr style="width: 20%; margin-left: 0;"/> $(n\text{ntp} < \text{maxs1} + 1 \wedge$ $((n\text{ntp} = 1 \wedge pq1' = \{1 \mapsto p?\} \wedge n\text{ntp}' = 2) \vee$ $(prio1(p?) \leq prio1(pq1(1)) \wedge$ $(\exists pq1'' : 1 .. \text{maxs1} \rightarrow PID \bullet$ $(\forall i : 1 .. n\text{ntp} - 1 \bullet$ $pq1'' = pq1 \oplus \{i + 1 \mapsto pq1(i)\}) \wedge$ $n\text{ntp}' = n\text{ntp} + 1 \wedge pq1' = pq1'' \oplus \{1 \mapsto p?\}))$ $\vee (prio1(pq1(n\text{ntp} - 1)) < prio1(p?) \wedge$ $pq1' = pq1 \oplus \{n\text{ntp} \mapsto p?\} \wedge n\text{ntp}' = n\text{ntp} + 1)$ $\vee (\exists i : 1 .. n\text{ntp} - 2 \bullet$ $prio1(pq1(i)) < prio1(p?) \wedge prio1(p?) \leq prio1(pq1(i + 1)) \wedge$ $(\exists pq1'' : 1 .. \text{maxs1} \rightarrow PID \bullet$

$$\begin{aligned}
& (\forall j : i + 1 .. n\text{ntp} - 1 \bullet \\
& \quad pq1'' = pq1 \oplus \{j + 1 \mapsto pq1(j)\}) \wedge \\
& \quad pq1' = pq1'' \oplus \{i + 1 \mapsto p?\}) \wedge n\text{ntp}' = n\text{ntp} + 1)) \wedge \\
& \quad serr! = \text{sysok} \vee serr! = \text{schedqfull}
\end{aligned}$$

The schema's predicate can be simplified in a fairly obvious way. After simplification, the schema becomes

PRIOQEnqueue1

Δ *PRIOQ1*

$p? : PID$

$serr! : SYSERR$

$$\begin{aligned}
& (n\text{ntp} \leq \text{maxs1} \wedge \\
& \quad ((n\text{ntp} = 1 \wedge pq1' = \{1 \mapsto p?\}) \wedge n\text{ntp}' = 2) \vee \\
& \quad \quad (\text{prio1}(p?) \leq \text{prio1}(pq1(1)) \wedge \\
& \quad \quad \quad (\forall i : 1 .. n\text{ntp} - 1 \bullet \\
& \quad \quad \quad \quad pq1' = (pq1 \oplus \{i + 1 \mapsto pq1(i)\}) \oplus \{1 \mapsto p?\}) \wedge \\
& \quad \quad \quad \quad n\text{ntp}' = n\text{ntp} + 1) \vee \\
& \quad \quad \quad (\text{prio1}(pq1(n\text{ntp} - 1)) < \text{prio1}(p?) \wedge \\
& \quad \quad \quad \quad pq1' = pq1 \oplus \{n\text{ntp} \mapsto p?\}) \wedge \\
& \quad \quad \quad \quad n\text{ntp}' = n\text{ntp} + 1) \vee \\
& \quad \quad \quad (\exists i : 1 .. n\text{ntp} - 2 \bullet \\
& \quad \quad \quad \quad \text{prio1}(pq1(i)) < \text{prio1}(p?) \wedge \text{prio1}(p?) \leq \text{prio1}(pq1(i + 1)) \wedge \\
& \quad \quad \quad \quad (\forall j : i + 1 .. n\text{ntp} - 1 \bullet \\
& \quad \quad \quad \quad \quad pq1' = (pq1 \oplus \{j + 1 \mapsto pq1(j)\}) \oplus \{i + 1 \mapsto p?\}) \wedge \\
& \quad \quad \quad \quad \quad n\text{ntp}' = n\text{ntp} + 1)) \wedge \\
& \quad \quad \quad serr! = \text{sysok}) \\
& \vee serr! = \text{schedqfull}
\end{aligned}$$

The enqueue operation is a refinement, so we need to calculate its precondition. It is given by the following predicate:

pre *PRIOQEnqueue1* $\hat{=}$

\exists *PRIOQ1'*; $serr! : SYSERR \bullet$

$$\begin{aligned}
& (n\text{ntp} \leq \text{maxs1} \wedge \\
& \quad ((n\text{ntp} = 1 \wedge pq1' = \{1 \mapsto p?\}) \wedge n\text{ntp}' = 2) \vee \\
& \quad (\text{prio1}(p?) \leq \text{prio1}(pq1(1)) \wedge \\
& \quad \quad (\exists pq1'' : 1 .. \text{maxs1} \rightarrow PID \bullet \\
& \quad \quad \quad (\forall i : 1 .. n\text{ntp} - 1 \bullet \\
& \quad \quad \quad \quad pq1'' = pq1 \oplus \{i + 1 \mapsto pq1(i)\}) \wedge \\
& \quad \quad \quad \quad n\text{ntp}' = n\text{ntp} + 1 \wedge \\
& \quad \quad \quad \quad pq1' = pq1'' \oplus \{1 \mapsto p?\})) \vee
\end{aligned}$$

$$\begin{aligned}
& (prio1(pq1(nxtp - 1)) < prio1(p?) \wedge \\
& \quad pq1' = pq1 \oplus \{nxtp \mapsto p?\} \wedge \\
& \quad \quad nxtp' = nxtp + 1) \vee \\
& (\exists i : 1 .. nxtp - 2 \bullet \\
& \quad prio1(pq1(i)) < prio1(p?) \wedge prio1(p?) \leq prio1(pq1(i + 1)) \wedge \\
& \quad (\exists pq1'' : 1 .. maxs1 \rightarrow PID \bullet \\
& \quad \quad (\forall j : i + 1 .. nxtp - 1 \bullet \\
& \quad \quad \quad pq1'' = pq1 \oplus \{j + 1 \mapsto pq1(j)\}) \wedge \\
& \quad \quad \quad pq1' = pq1'' \oplus \{i + 1 \mapsto p?\} \wedge \\
& \quad \quad \quad \quad nxtp' = nxtp + 1)) \wedge \\
& \quad serr! = sysok) \\
\vee serr! = schedqfull
\end{aligned}$$

Since $serr!$ makes no contribution to the precondition, we can omit it. The second outermost disjunct can be immediately deleted by this fact. The inner occurrence can be removed by noting that $\text{pre}(A \vee B) \Leftrightarrow \text{pre}A \vee \text{pre}B$ and $serr! = sysok$, by the one-point rule, is $sysok = sysok$ (a tautology). So, simplifying the existential quantifier involving $pq1''$ using the one-point rule

$$\begin{aligned}
\text{pre } PRIOQEnqueue1 & \hat{=} \\
& \exists PRIOQ1'; serr! : SYSERR \bullet \\
& \quad (nxtp \leq maxs1 \wedge \\
& \quad \quad ((nxtp = 1 \wedge pq1' = \{1 \mapsto p?\} \wedge nxtp' = 2) \vee \\
& \quad \quad \quad (prio1(p?) \leq prio1(pq1(1)) \wedge \\
& \quad \quad \quad \quad (\forall i : 1 .. nxtp - 1 \bullet \\
& \quad \quad \quad \quad \quad pq1' = (pq1 \oplus \{i + 1 \mapsto pq1(i)\}) \oplus \{1 \mapsto p?\}) \wedge \\
& \quad \quad \quad \quad \quad \quad nxtp' = nxtp + 1 \wedge \\
& \quad \quad \quad \quad \quad \quad (prio1(pq1(nxtp - 1)) < prio1(p?) \wedge \\
& \quad \quad \quad \quad \quad \quad \quad pq1' = pq1 \oplus \{nxtp \mapsto p?\} \wedge \\
& \quad \quad \quad \quad \quad \quad \quad \quad nxtp' = nxtp + 1) \vee \\
& \quad \quad \quad \quad \quad \quad \quad \quad (\exists i : 1 .. nxtp - 2 \bullet \\
& \quad \quad \quad \quad \quad \quad \quad \quad \quad prio1(pq1(i)) < prio1(p?) \wedge prio1(p?) \leq prio1(pq1(i + 1)) \wedge \\
& \quad \quad \quad \quad \quad \quad \quad \quad \quad (\forall j : i + 1 .. nxtp - 1 \bullet \\
& \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad pq1' = (pq1 \oplus \{j + 1 \mapsto pq1(j)\}) \oplus \{i + 1 \mapsto p?\} \wedge \\
& \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad nxtp' = nxtp + 1))))))
\end{aligned}$$

Next, the one-point rule is applied repeatedly to give

$$\begin{aligned}
\text{pre } PRIOQEnqueue1 & \hat{=} \\
& \quad nxtp \leq maxs1 \wedge \\
& \quad \quad (nxtp = 1 \wedge \\
& \quad \quad \quad \vee (prio1(p?) \leq prio1(pq1(1))) \\
& \quad \quad \quad \vee (prio1(pq1(nxtp - 1)) < prio1(p?)) \\
& \quad \quad \quad \vee (\exists i : 1 .. nxtp - 2 \bullet \\
& \quad \quad \quad \quad \quad prio1(pq1(i)) < prio1(p?) \wedge prio1(p?) \leq prio1(pq1(i + 1))))
\end{aligned}$$

Again, the 3 disjuncts

$$\begin{aligned}
& (prio1(p?) \leq prio1(pq1(1))) \\
& \vee (prio1(pq1(nxtp - 1)) < prio1(p?)) \\
& \vee (\exists i : 1..nxtp - 2 \bullet \\
& \quad prio1(pq1(i)) < prio1(p?) \wedge prio1(p?) \leq prio1(pq1(i + 1)))
\end{aligned}$$

jointly imply that $prio1(p) \in PPRIO$. This permits us to reduce these disjuncts to *true*. In addition, they also imply that $nxtp > 1$ for the reason that there must be at least one element in $pq1$ for any of these comparisons to succeed.

We therefore have at this stage $nxtp < maxs1 + 1 \wedge (nxtp = 1 \wedge nxtp > 1)$. The second conjunct implies that $nxtp \geq 1$ and we can infer that $1 \leq nxtp < maxs1 + 1$ or $1 \leq nxtp \leq maxs1$. This is equivalent to $nxtp \in 1..maxs1$, which is the definition of $nxtp$'s type, so reduces to *true*.

The precondition, therefore, reduces to

$$\text{pre } PRIOQEnqueue1 \hat{=} nxtp \leq maxs1$$

We must now handle the operations that remove elements from the priority queue. The first operation to be defined removes a specified element, $p?$, from the queue. If $p?$ is not present in the queue, the operation just terminates, otherwise it removes $p?$ and adjusts the insertion point ($nxtp$).

$ \begin{aligned} & \overline{PRIOQRemove1} \\ & \Delta PRIOQ1 \\ & p? : PID \end{aligned} $
$ \begin{aligned} & \exists i : 1..nxtp - 1 \bullet \\ & \quad pq1(i) = p? \wedge \\ & \quad (\forall j : i + 1..nxtp - 1 \bullet \\ & \quad \quad pq1' = pq1 \oplus \{j - 1 \mapsto pq1(j)\}) \wedge \\ & \quad nxtp' = nxtp - 1 \end{aligned} $

The operation to remove the head of the priority queue is defined next and is

$ \begin{aligned} & \overline{PRIOQDelHd1} \\ & \Delta PRIOQ1 \end{aligned} $
$ \begin{aligned} & nxtp' = nxtp - 1 \\ & \forall i : 1..nxtp - 2 \bullet \\ & \quad pq1' = pq1 \oplus \{i \mapsto pq1(i + 1)\} \end{aligned} $

The precondition of this operation is as now given.

$$\text{pre } PRIOQDelHd1 \hat{=} nxtp > 1$$

This can be seen from the following. If $nxtp = 1$, there are no elements in $pq1$, so the operation must fail.

pre $PRIOQDequeue1 \hat{=} \exists PRIOQ1'; p! : PID; serr! : SYSERR \bullet$
 $(nxtp > 1 \wedge$
 $pq1(1) = pq(1) \wedge$
 $(\forall i : 1 .. nxtp - 2 \bullet$
 $\quad pq1 \oplus \{i \mapsto pq1(i+1)\} = pq \oplus \{i \mapsto pq(i+1)\}) \wedge$
 $\quad nxtp - 1 = ntp - 1)$

or

pre $PRIOQDequeue1 \hat{=} ntp > 1$

This can be expressed as the proposition that the queue is not empty.

The abstraction relation is now presented.

$AbsPRIOQ1$ <hr/> $PRIOQ$ $PRIOQ1$ <hr/> $maxs1 = maxs$ $nntp = \#pq + 1$ $\forall i : 1 .. nntp - 1 \bullet$ $\quad pq(i) = pq1(i)$
--

The important parts are the second and third conjuncts. The second conjunct, $nntp = \#pq + 1$ states that $nntp - 1$ is always the current length of the queue; $nntp$ always points to the next free element in the queue vector or has the value of the maximum length of the queue plus one. The third conjunct states that all the elements in $pq1$ are also in pq and all elements appear in the same order. The abstraction relation inherits the constraint that all elements in pq and $pq1$ must be elements of *used* (or, equally, not on the free chain).

Theorem 23.

$\forall PRIOQ'; PRIOQ1 \bullet$
 $PRIOQInit1 \wedge AbsPRIOQ1' \Rightarrow PRIOQInit$

PROOF. By the abstraction relation, $maxs' = maxs1'$, and by the predicate of $PRIOQInit1$, $maxs1' = mps?$, so $maxs' = mps?$. Also by the abstraction relation, $nntp' = \#pq' + 1$; by the predicate of $PRIOQInit1$, $nntp' = 1 = \#pq' + 1$, so $\#pq' = 0$. \square

Theorem 24.

$\forall PRIOQ; PRIOQ1; p? : PID \bullet$
 $pre PRIOQEnqueue \wedge AbsPRIOQ \Rightarrow pre PRIOQEnqueue1$

PROOF. We have

$$\text{pre } PRIOQEnqueue \hat{=} \#pq < \text{maxs}$$

and

$$\text{pre } PRIOQEnqueue1 \hat{=} \text{nxt}p < \text{maxs}1 + 1$$

.

By the predicate of *AbsPRIOQ*, $\text{maxs} = \text{maxs}1$ and $\text{nxt}p = \#pq + 1$. Since $\#pq = \text{nxt}p - 1$, and $\#pq < \text{maxs}$, then $\text{nxt}p - 1 < \text{maxs}1$ and $\text{nxt}p < \text{maxs}1 + 1$, as required. \square

Theorem 25.

$$\begin{aligned} &\forall PRIOQ; PRIOQ'; PRIOQ1; PRIOQ1'; p? : PID; serr! : SYSERR \bullet \\ &\quad \text{pre } PRIOQEnqueue \wedge \\ &\quad \quad AbsPRIOQ1 \wedge AbsPRIOQ1' \wedge \\ &\quad \quad PRIOQEnqueue1 \\ &\Rightarrow PRIOQEnqueue \end{aligned}$$

PROOF. The precondition of *PRIOQEnqueue* is $\#pq < \text{maxs}$.

Now, $\text{nxt}p < \text{maxs} + 1$, by *AbsPRIOQ1*, $\text{maxs}1 = \text{maxs}$ and $\text{nxt}p = \#pq + 1$, substituting, we obtain $\#pq + 1 < \text{maxs} + 1 \Leftrightarrow \#pq < \text{maxs}$.

Given $\text{nxt}p = 1$, by *absPRIOQ1*, $pq = \langle \rangle$, for $\text{nxt}p = 1$ implies $\#pq = 0$. It is clear that $\{1 \mapsto p?\} = pq1'(1) = p?$, and we note that $\{1 \mapsto p?\} = \langle p?\rangle$. If $\{1 \mapsto p?\} = pq1'(1) = p?$ and, by *AbsPRIOQ1'*, $pq1'(i) = pq'(i)$, for all $i \in 1.. \#pq'$, so $pq1'(1) = pq'(1) = \text{head } pq'$ by the definition of *head*. Now, $\text{nxt}p' = 2$, which implies that $\#pq' = 1$ since $\text{nxt}p' = \#pq' + 1$ by the predicate of *AbsPRIOQ1'* and we have $2 = \text{nxt}p' = \#pq' + 1$, so $\text{nxt}p' - 1 = \#pq' = 1$. Therefore, $pq' = \langle p?\rangle$.

By *AbsPTAB1*, $\text{prio}1(p) = \text{prio}(p)$, provided that $p \in \text{used}$. By the predicate of *AbsPRIOQ1*, $pq1(1) = pq(1) = \text{head } pq$. From this, we have $\text{prio}1(p?) \leq \text{prio}(pq1(1)) \Leftrightarrow \text{prio}(p?) \leq \text{prio}(\text{head } pq)$. It should be noted that *last* pq can be handled in a similar fashion, noting that $\text{nxt}p = \#pq + 1$, so $\text{nxt}p - 1 = \#pq$ and $pq(\#pq) = \text{last } pq$. This allows us to infer that $\text{prio}1(pq1(\text{nxt}p - 1)) < \text{prio}1(p?) \Leftrightarrow \text{prio}(\text{last } pq) < \text{prio}(p?)$. Now, returning to $\text{prio}(p?) \leq \text{prio}(\text{head } pq)$, we have, by *AbsPRIOQ1*,

$$\begin{aligned} &\forall i : 1.. \text{nxt}p - 1 \bullet \\ &\quad pq1' = (pq1 \oplus \{i + 1 \mapsto pq1(i)\}) \oplus \{1 \mapsto p?\} \\ &\quad = (pq \oplus \{i + 1 \mapsto pq(i)\}) \oplus \{1 \mapsto p?\} \end{aligned}$$

and

$$\begin{aligned} &(pq \oplus \{i + 1 \mapsto pq(i)\}) \oplus \{1 \mapsto p?\} \\ &= \{1 \mapsto p?\} \oplus (pq \oplus \{i + 1 \mapsto pq(i)\}) \\ &= \langle p?\rangle \wedge pq \end{aligned}$$

The second line is justified by the fact that the domains of the two maplets are disjoint. More specifically, $\{i + 1 \mapsto pq(i)\}$ is undefined at 1.

In the next case, we have $pq1' = pq1 \oplus \{nxtp \mapsto p?\}$. By *AbsPRIOQ1*, $nxtp = \#pq + 1$, so, by *AbsPRIOQ1'*, $pq1'(nxtp) = pq'(nxtp) = pq'(\#pq + 1)$ and $p? = pq1'(nxtp) = pq'(nxtp) = pq'(\#pq + 1)$ which implies that $pq' = pq \hat{\wedge} \langle p? \rangle$.

By the arguments given above, it can be inferred that the condition (the guard) is correct. We may then concentrate on the quantified formulæ. Note that the existential has range $1 .. nxtp - 2$, so $pq1(1)$ and $pq1(nxtp - 1)$ are not to be altered.

The predicate $prio1(pq1(i)) < prio(p?) \wedge prio1(p?) \leq prio1(pq1(i + 1))$ divides $pq1$ into two segments, one with priority $< prio(p?)$ and one with priority $> prio(p?)$. Neither segment can, then, be empty. We can, therefore, consider two segments, s_1 and s_2 of pq , s.t. $s_1 \neq \langle \rangle$ and $s_2 \neq \langle \rangle$ and s.t. $s_1 \hat{\wedge} s_2 = pq$. This is valid according to the conjunct of *AbsPRIOQ1* which states $\forall i : 1 .. \#pq \bullet pq1(i) = pq(i)$.

Now, let $\#s_1 = i$, so $pq(i) = s_1(i) = last\ s_1$ and $pq1(i + 1) = (s_1 \hat{\wedge} s_2)(i + 1) = pq(i + 1) = head\ s_2$. Let $j = i + 1$, then the quantified formula implies that $pq1'(j) = pq1(j)$ and, in particular, that $pq1'(i + 1) = pq1(i)$ and $pq1'(nxtp) = pq1(nxtp - 1)$ and we now have three segments:

$$\begin{aligned} pq1'(k) &= pq1(k), 1 \leq k \leq i \\ pq1'(i + 1) &= pq1(i + 1) \\ pq1'(l) &= pq1(i + 1 + n), i + 1 \leq n \leq nxtp - 1 \end{aligned}$$

For the central segment, it can be seen from the universal that $pq1'(i + 1) = p?$ (i.e., $\{i + 1 \mapsto p?\}$), so by *AbsPRIOQ1'*, $pq'(i + 1) = p?$. We can identify the first component, $pq1'(k) = pq1(k)$, with s_1 since $k < nxtp - 1$ and $pq1(k) = pq(k)$ by *AbsPRIOQ1*. The third segment is s_2 by *AbsPRIOQ1*. Since *AbsPRIOQ1'* requires that $pq1'(i) = pq'(i)$, $i \in 1 .. \#pq'$, we have $pq1' = s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2 = pq'$.

Finally, $nxtp' = nxtp + 1$ in each case. By *AbsPRIOQ1*, $nxtp = \#pq + 1$, $nxtp + 1 = \#pq + 2$ which implies that $\#pq' = \#pq + 1$.

□

Theorem 26. $\forall PRIOQ; PRIOQ1 \bullet pre\ PRIOQDequeue \wedge AbsPRIOQ1 \Rightarrow pre\ PRIOQDequeue1$

PROOF. The preconditions are as follows:

$$\begin{aligned} pre\ PRIOQDequeue &\hat{=} pq \neq \langle \rangle \\ pre\ PRIOQDequeue1 &\hat{=} nxtp > 1 \end{aligned}$$

By the abstraction relation, the predicate of *AbsPRIOQ1*, $nxtp = \#pq + 1$, so $pq \neq \langle \rangle$ implies that $\#pq > 0$. If $\#pq = 0$, then $nxtp = 1$. Therefore, $pq \neq \langle \rangle$ implies that $nxtp > 1$. □

Theorem 27.

$$\begin{aligned}
& \forall \text{PRIOQ}; \text{PRIOQ}' ; \text{PRIOQ1}; \text{PRIOQ1}' ; p! : \text{PID}; \text{serr}! : \text{SYSERR} \bullet \\
& \quad \text{pre PRIOQDequeue} \wedge \\
& \quad \quad \text{AbsPRIOQ1} \wedge \\
& \quad \quad \text{AbsPRIOQ1}' \wedge \\
& \quad \quad \text{PRIOQDequeue1} \\
& \Rightarrow \text{PRIOQDequeue}
\end{aligned}$$

PROOF. The precondition of *PRIOQDequeue* is $pq \neq \langle \rangle$.

Now, $n\text{xt}p > 1$, implies that $pq \neq \langle \rangle$. By *AbsPRIOQ1*, $n\text{xt}p = \#pq + 1$, so if $\#pq = 0$, $n\text{xt}p = 1$ and $\#pq = 0$ implies that $pq = \langle \rangle$. Therefore, it follows that $n\text{xt}p > 1$ implies $pq \neq \langle \rangle$.

The assignment, $p! = pq1(1)$ is equivalent to $p! = pq(1) = \text{head } pq$. The predicate of *AbsPRIOQ1* states that $\forall i : 1.. \#pq \bullet pq1(i) = pq(i)$, so $pq1(1) = pq(1)$ and, using the definition of *head*, it is immediate that $pq(1) = \text{head } pq$.

Now, the quantified formula can be handled, $\forall i : 1.. \#pq \bullet pq1(i) = pq(i)$, as follows.

$$\begin{aligned}
& \forall i : 1.. n\text{xt}p - 2 \bullet \\
& \quad pq1' = pq \oplus \{i \mapsto pq1(i + 1)\} \\
& \quad = pq \oplus \{i \mapsto pq1(i + 1)\} \\
& \quad = pq \oplus \{i \mapsto pq(i + 1)\} \\
& \quad = \text{tail } pq
\end{aligned}$$

To see this, consider that

$$\begin{aligned}
& (\text{tail } pq)(1) = pq(2) \\
& \dots (\text{tail } pq)(\# \text{tail } pq) = pq(\# \text{tail } pq + 1) \\
& \quad = pq(\#pq)
\end{aligned}$$

since $\#pq = \# \text{tail } pq + 1$. By the predicate of *AbsPRIOQ1'*, $pq1' = pq'$ for all $i \in 1.. \#pq'$, so $pq1' = \text{tail } pq = pq'$. \square

Theorem 28. $\forall \text{PRIOQ}; \text{PRIOQ1} \bullet \text{pre PRIOQDelHD} \wedge \text{AbsPRIOQ1} \Rightarrow \text{pre PRIOQDelHd1}$

PROOF. The two preconditions are

$$\begin{aligned}
& \text{pre PRIOQDelHD} \hat{=} pq \neq \langle \rangle \\
& \text{pre PRIOQDelHd1} \hat{=} n\text{xt}p > 1
\end{aligned}$$

The proof is concluded in a manner similar to the proof of Theorem 26 \square

Theorem 29.

$$\begin{aligned}
& \forall \text{PRIOQ}; \text{PRIOQ}' ; \text{PRIOQ1}; \text{PRIOQ1}' \bullet \\
& \quad \text{pre PRIOQDelHd} \wedge \\
& \quad \quad \text{AbsPRIOQ1} \wedge \\
& \quad \quad \text{AbsPRIOQ1}' \wedge \\
& \quad \quad \text{PRIOQDelHd1} \\
& \Rightarrow \text{PRIOQDelHd}
\end{aligned}$$

PROOF. The definition of $PRIOQDelHd$ is

$\Delta PRIOQ$
$pq' = tail\ pq$

and its precondition is $pq \neq \langle \rangle$.

The definition of $PRIOQDelHd1$ is

$\Delta PRIOQ1$
$nxtp' = nxtp - 1$
$\forall i : 1 \dots nxtp - 2 \bullet$
$pq1' = pq1 \oplus \{i \mapsto pq1(i + 1)\}$

and its precondition is $nxtp > 1$.

It should be clear that

$\forall i : 1 \dots nxtp - 2 \bullet$

$$(tail\ pq)(i) = pq1 \oplus \{i \mapsto pq1(i + 1)\}$$

so $pq1' = tail\ pq = pq'$. To see this consider the following:

$$(tail\ pq)(1) = pq(2) = pq1(2)$$

\vdots

$$last(tail\ pq) = tail\ pq(\# tail\ pq) = pq1(nxtp - 1)$$

□

The result of this refinement is a collection of schemata that can be translated to executable code. This produces a priority queue implemented in terms of a vector, a perfectly adequate implementation. However, we continue with a second refinement which will refine the vector to a list threaded through the *next* function (i.e., a list of process identifiers or, equivalently, a list of process descriptors).

3.5.3 Refinement Two

In this refinement, the queue elements are now stored in *next*, a component of *PTAB2*. In many real-time kernels, the ready queue (which is really the priority queue) is implemented as a small vector of process identifiers or references. The vector implementation saves a few operations and is justified by the fact that only a few processes are usually in the ready queue at any time. The advantages of the current approach are that any number of processes can be in the ready queue and that it occupies no extra space whatsoever;

access and update of the two structures take very roughly the same number of instructions on most contemporary processors.

The state space for this refinement is the following.

$PRIOQ2$ $PTAB2$ $qhd, qlst : GPID$ $qlen : \mathbb{N}$ $maxs2 : \mathbb{N}_1$
$qlen \leq maxs2 \wedge qhd = nullpid \Leftrightarrow qlst = nullpid$ $qhd = nullpid \Leftrightarrow qlen = 0 \wedge qhd \neq nullpid \Leftrightarrow next(qlst) = nullpid$ $qhd \neq nullpid \Leftrightarrow qlst \in next^*(\{qhd\}) \setminus \{nullpid\}$

The variables qhd and $qlst$ represent the head and last elements of the ready queue; the length of the queue is represented by $qlen$. The maximum length to which the ready queue can grow is determined by $maxs2$. The invariant states that the length of the queue must always be less than $maxs2 + 1$ and that when the queue is empty, $qhd = qlst = nullpid$. There is more that could be included in the invariant but the above is quite adequate for our current needs.

The initialisation schema is defined next. Given the last paragraph, the predicate of $PRIOQInit2$ should be clear.

$PRIOQInit2$ $PRIOQ2'$ $mps? : \mathbb{N}_1$
$qhd' = qlst' = nullpid$ $maxs2' = mps?$ $qlen' = 0$

The operations now follow in the same order as they were presented for $PRIOQ1$, so nothing will be said about them unless there is a point of interest.

$IsEmptyPRIOQ2$ $\Xi PRIOQ2$
$qlen = 0$

The approach adopted to the definition of the enqueue operation is the same as in the last subsection.

$PRIOQHd2$ $\Xi PRIOQ2$ $p! : PID$
$p! = qhd$

PRIOQLast2
ΞPRIOQ2
$p! : \text{PID}$
$p! = qlst$

CanEnqueuePRIOQ2
ΞPRIOQ2
$qlen < maxs2$

PRIOQEnqueueHd2
ΔPRIOQ2
$p? : \text{PID}$
$qhd' = p?$
$next' = next \oplus \{p? \mapsto qhd\}$
$qlen' = qlen + 1$

$\text{PRIOQAddSingleton2}$
ΔPRIOQ2
$p? : \text{PID}$
$qhd' = p?$
$qlst' = p?$
$next' = next \oplus \{p? \mapsto nullpid\}$
$qlen' = 1$

ShouldAddPRIOQHd2
ΞPRIOQ2
$p? : \text{PID}$
$prio2(p?) \leq prio2(qhd)$

$\text{ShouldAddPRIOQLast2}$
ΞPRIOQ2
$p? : \text{PID}$
$prio2(qlst) < prio2(p?)$

The following is the insertion operation:

$PRIOQInsert2$ $\Delta PRIOQ2$ $p? : PID$ $\exists p_1, p_2 : PID \bullet$

$$\begin{aligned}
& p_1 \in next^*(\{qhd\}) \setminus \{nullpid\} \wedge \\
& p_2 \in next^*(\{qhd\}) \setminus \{nullpid\} \wedge \\
& prio2(p_1) \leq prio2(p?) \wedge \\
& prio2(p?) < prio2(p_2) \wedge \\
& next(p_1) = p_2 \wedge \\
& next' = next \oplus \{p_1 \mapsto p?, p? \mapsto p_2\} \wedge \\
& qlen' = qlen + 1
\end{aligned}$$

Note how $next$ is updated by the addition of $p?$. Also, the update of $next$ is really a sequential composition since two elements are added to it. The two elements have been reduced to one as a notational nicety.

Finally, the enqueue operation proper is defined.

 $PRIOQEnqueue2 \hat{=}$

$$\begin{aligned}
& (CanEnqueuePRIOQ2 \wedge \\
& \quad ((IsEmptyPRIOQ2 \wedge PRIOQAddSingleton2) \\
& \quad \vee (ShouldAddPRIOQHd2 \wedge PRIOQEnqueueHd2) \\
& \quad \vee (ShouldAddPRIOQLast2 \wedge PRIOQEnqueueLast2) \\
& \quad \vee PRIOQInsert2) \wedge \\
& \quad SysOk) \\
& \vee PRIOQFull
\end{aligned}$$

It expands into

 $PRIOQEnqueue2$ $\Delta PRIOQ2$ $p? : PID$ $serr! : SYSERR$ $qlen < max2$ $(qlen = 0 \wedge$

$$\begin{aligned}
& qhd' = p? \wedge qlst' = p? \wedge \\
& next' = next \oplus \{p? \mapsto nullpid\} \wedge \\
& qlen' = 1)
\end{aligned}$$
 $\vee (prio2(p?) \leq prio2(qhd) \wedge$

$$\begin{aligned}
& qhd' = p? \wedge \\
& next' = next \oplus \{p? \mapsto qhd\} \wedge \\
& qlen' = qlen + 1)
\end{aligned}$$
 $\vee (prio2(qlst) < prio2(p?) \wedge$

$$\begin{aligned}
& qlst' = p? \wedge \\
& next' = next \oplus \{qlst \mapsto p?, p? \mapsto nullpid\} \wedge \\
& qlen' = qlen + 1)
\end{aligned}$$

$$\begin{aligned}
& \vee (\exists p_1, p_2 : PID \bullet \\
& \quad p_1 \in next^*(\{qhd\}) \setminus \{nullpid\} \wedge \\
& \quad p_2 \in next^*(\{qhd\}) \setminus \{nullpid\} \wedge \\
& \quad prio2(p_1) \leq prio2(p?) \wedge \\
& \quad prio2(p?) < prio2(p_2) \wedge \\
& \quad next(p_1) = p_2 \wedge \\
& \quad next' = next \oplus \{p_1 \mapsto p?, p? \mapsto p_2\} \wedge \\
& \quad qlen' = qlen + 1) \wedge \\
& \quad \vee serr! = sysok) \\
& \vee serr! = schedqfull
\end{aligned}$$

The predicate of this schema can be simplified to

$$\begin{aligned}
& qlen < maxs2 \wedge \\
& [((qlen = 0 \wedge \\
& \quad qhd' = p? \wedge qlst' = p? \wedge \\
& \quad next' = next \oplus \{p? \mapsto nullpid\}) \\
& \vee (prio2(p?) \leq prio2(qhd) \wedge \\
& \quad qhd' = p? \wedge \\
& \quad next' = next \oplus \{p? \mapsto qhd\}) \\
& \vee (prio2(qlst) < prio2(p?) \wedge \\
& \quad qlst' = p? \wedge \\
& \quad next' = next \oplus \{qlst \mapsto p?, p? \mapsto nullpid\}) \\
& \vee (\exists p_1, p_2 : PID \bullet \\
& \quad p_1 \in next^*(\{qhd\}) \setminus \{nullpid\} \wedge \\
& \quad p_2 \in next^*(\{qhd\}) \setminus \{nullpid\} \wedge \\
& \quad prio2(p_1) \leq prio2(p?) \wedge \\
& \quad prio2(p?) < prio2(p_2) \wedge \\
& \quad next(p_1) = p_2 \wedge \\
& \quad next' = next \oplus \{p_1 \mapsto p?, p? \mapsto p_2\}) \\
& \wedge qlen' = qlen + 1 \\
& \wedge serr! = sysok] \\
& \vee serr! = schedqfull
\end{aligned}$$

It is also clear that the calculation of $prio2(p?)$ can be turned into a local variable using existential quantification

$$\begin{aligned}
& \exists pr : PPRIO \mid pr = prio2(p?) \bullet \\
& \quad qlen < maxs2 \wedge \\
& \quad [((qlen = 0 \wedge \\
& \quad \quad qhd' = p? \wedge qlst' = p? \wedge \\
& \quad \quad next' = next \oplus \{p? \mapsto nullpid\}) \\
& \quad \vee (pr \leq prio2(qhd) \wedge \\
& \quad \quad qhd' = p? \wedge \\
& \quad \quad next' = next \oplus \{p? \mapsto qhd\})
\end{aligned}$$

$$\begin{aligned}
& \vee (\text{prio2}(qlst) < pr \wedge \\
& \quad qlst' = p? \wedge \\
& \quad \text{next}' = \text{next} \oplus \{qlst \mapsto p?, p? \mapsto \text{nullpid}\}) \\
& \vee (\exists p_1, p_2 : PID \bullet \\
& \quad p_1 \in \text{next}^*(\{qhd\}) \setminus \{\text{nullpid}\} \wedge \\
& \quad p_2 \in \text{next}^*(\{qhd\}) \setminus \{\text{nullpid}\} \wedge \\
& \quad \text{prio2}(p_1) \leq \text{prio2}(p?) \wedge \\
& \quad \text{prio2}(p?) < \text{prio2}(p_2) \wedge \\
& \quad \text{next}(p_1) = p_2 \wedge \\
& \quad \text{next}' = \text{next} \oplus \{p_1 \mapsto p?, p? \mapsto p_2\}) \\
& \wedge qlen' = qlen + 1 \\
& \wedge serr! = \text{sysok}] \\
& \vee serr! = \text{schedqfull}
\end{aligned}$$

This is one case in which the re-introduction of quantifiers can lead to better code.

The precondition of *PRIOQEnqueue2* is

$$\text{pre } PRIOQEnqueue2 \hat{=} qlen < \text{maxs2}$$

As above, the deletion and dequeuing operations are defined next.

$ \begin{aligned} & PRIOQDelHd2 \\ & \Delta PRIOQ2 \\ & \hline & qlen' = qlen - 1 \\ & qhd' = \text{next}(qhd) \end{aligned} $
--

By calculation, we obtain

$$\text{pre } PRIOQDelHd2 \hat{=} \text{true}$$

but this is not particularly useful. Instead, the following weaker form is employed:

$$\text{pre } PRIOQDelHd2 \hat{=} qlen > 0$$

This formula is also employed by the predicate of *PRIOQDelHd2*.

$$\begin{aligned}
PRIOQDequeue2 \hat{=} \\
& (\neg \text{IsEmptyPRIOQ2} \wedge \\
& \quad PRIOQHd2 \wedge \\
& \quad PRIOQDelHd2 \wedge \\
& \quad \text{SysOk}) \\
& \vee PRIOQEmpty
\end{aligned}$$

This complex definition expands into

PRIOQDequeue2 <hr/> ΔPRIOQ2 $p! : \text{PID}$ $\text{serr!} : \text{SYSERR}$ <hr/> $(qlen \neq 0 \wedge$ $p! = \text{qhd} \wedge$ $qlen' = qlen - 1 \wedge$ $\text{qhd}' = \text{next}(\text{qhd}) \wedge$ $\text{serr}' = \text{sysok})$ $\vee \text{serr}' = \text{schedempty}$

This operation's precondition is immediately calculated

$$\text{pre PRIOQDequeue2} \hat{=} qlen \neq 0$$

However, since $qlen \in \mathbb{N}$, this can be re-written as

$$\text{pre PRIOQDequeue2} \hat{=} qlen > 0$$

To end the sequence of definitions, the abstraction relation is now defined.

AbsPRIOQ2 <hr/> PRIOQ1 PRIOQ2 <hr/> $\text{maxs2} = \text{maxs2}$ $\text{nxtp} > 1 \Leftrightarrow \text{qhd} = \text{pq1}(1)$ $\text{nxtp} > 1 \Leftrightarrow \text{qlst} = \text{pq1}(\text{nxtp} - 1)$ $\text{qlen} = \text{nxtp} - 1$ $\text{next}(\text{pq1}(\text{nxtp} - 1)) = \text{nullpid}$ $\forall i : 1 \dots \text{nxtp} - 2 \bullet$ $i = j - 1 \Rightarrow$ $\text{next}(\text{pq1}(i)) = \text{pq1}(i + 1)$
--

This is yet another identity, so the proofs of refinement are straightforward.

Theorem 30. $\forall \text{PRIOQ1}; \text{PRIOQ2} \bullet \text{PRIOQInit2} \wedge \text{AbsPRIOQ2}' \Rightarrow \text{PRIOQInit1}$

PROOF. By the abstraction relation, $qlen' = \text{nxtp}' - 1$, so we have $1 - 1 = 0 = qlen'$. In addition, the same relation states that $\text{maxs2} = \text{maxs1}$. \square

Theorem 31. $\forall \text{PRIOQ1}; \text{PRIOQ2}; p? : \text{PID} \bullet \text{pre PRIOQEnqueue1} \wedge \text{AbsPRIOQ2} \Rightarrow \text{pre PRIOQEnqueue2}$

PROOF. The two preconditions are

pre $PRIOQEnqueue1 \hat{=} n\text{ntp} \leq \text{maxs1}$

and

pre $PRIOQEnqueue2 \hat{=} \text{qlen} < \text{maxs2}$

Since $\text{maxs1} = \text{maxs2}$, we have

$n\text{ntp} \leq \text{maxs2}$

and

$\text{qlen} < \text{maxs2}$

The abstraction relation, states that $\text{qlen} = n\text{ntp} - 1$, so $\text{qlen} + 1 \leq \text{maxs2}$, which implies that $\text{qlen} < \text{maxs2}$ as required. \square

Theorem 32.

$\forall PRIOQ1; PRIOQ1'; PRIOQ2; PRIOQ2'; p? : PID; serr! : SYSERR \bullet$
 pre $PRIOQEnqueue1$
 $\wedge AbsPRIOQ2$
 $\wedge AbsPRIOQ2'$
 $\wedge PRIOQEnqueue2$
 $\Rightarrow PRIOQEnqueue1$

PROOF. There are four cases.

Case 1. $\text{qlen} < \text{maxs2}$. By the abstraction relation, $\text{qlen} = n\text{ntp} - 1$ and $\text{maxs2} = \text{maxs1}$, so $n\text{ntp} - 1 < \text{maxs2}$ implies $n\text{ntp} - 1 < \text{maxs1}$, which implies $n\text{ntp} \leq \text{maxs1}$. Ad $\text{qlen} = 0$, again using $\text{qlen} = n\text{ntp} - 1$, $0 = n\text{ntp} - 1$ implies $n\text{ntp} = 1$. By the predicate of $AbsPRIOQ2'$ $qhd' = pq1'(1)$ and $qlst' = pq1'(n\text{ntp}' - 1)$, so $qhd' = p?$ implies $pq1 \oplus \{1 \mapsto p?\} = pq1'$ and $qlst' = p?$ implies $pq1 \oplus \{1 \mapsto p?\} = pq1'$ since $n\text{ntp} = 1$. The identity $\text{qlen}' = \text{qlen} + 1$, implies that $n\text{ntp}' = n\text{ntp} + 1 = n\text{ntp}' = 2$.

Case 2. $\text{prio2}(p?)$ implies $\text{prio1}(p?)$ by $AbsPTAB1$; this is justified by the invariant condition that $\text{ran } pq \subset \text{used}$. We also have $\text{prio2}(qhd) = \text{prio2}(pq1(1)) = \text{prio1}(pq1(1))$ by the abstraction relation and therefore $pq1' = pq1 \oplus \{1 \mapsto p?\}$. By the universal formula in the abstraction relation, $\text{next}' = \text{next} \oplus \{p? \mapsto qhd\}$ implies $\text{next}' = \text{next} \oplus \{p? \mapsto pq1(1)\}$; this now implies that $pq1'(1) = p?$, $pq1'(2) = pq1(1)$ and by induction, we have $pq1' = (pq1 \oplus \{i + 1 \mapsto pq1(i)\}) \oplus \{1 \mapsto p?\}$. The increase in qlen is as in Case 1 above.

Case 3. The abstraction relation permits us to infer that $\text{prio2}(qlst) = \text{prio2}(pq1(n\text{ntp} - 1)) = \text{prio1}(pq1(n\text{ntp} - 1))$ since $pq1(n\text{ntp} - 1)$ is a known process. For $p?$ to be an element of the queue, $p?$ must be a defined process, so $\text{prio2}(p?) = \text{prio1}(p?)$ by $AbsPTAB2$. We note that $qlst = pq1(n\text{ntp} - 1)$, so that we may continue. Next, we deal with $\text{next}' = \text{next} \oplus \{qlst \mapsto p?, p? \mapsto \text{nullpid}\}$. First, we note that the map $\{p? \mapsto \text{nullpid}\}$ is required by the invariant of $PRIOQ2$, thus permitting us to concentrate on the map $\{qlst \mapsto p?\}$, which implies that $\text{next}'(qlst) = p?$, so $\text{next}'(n\text{ntp} - 1) = p?$ so $\text{next}'(n\text{ntp}) = p?$. The increment of $n\text{ntp}$ and qlen is as in Case 1 above.

Case 4. Since $p_1, p_2 \in next^*(\{qhd\}) \setminus \{nullpid\}$, it follows, by the invariant, that $\{p_1, p_2\} \subset used$, so $prio2(p_1) = prio1(p_1)$ and $prio2(p_2) = prio1(p_2)$. For $p?$ to be a valid element of the queue, it must also be a defined process identifier ($p? \in used$ or equivalent). If $next(p_1) = p_2$, it must be true that $\exists i : 1 .. nntp - 2 \bullet p_1 = pq1(i) \wedge pq1(i + 1) = p_2$ (this follows from the abstraction relation). The remainder can be proved by induction. \square

Theorem 33.

$$\forall PRIOQ1; PRIOQ2 \bullet \\ pre\ PRIOQDequeue1 \wedge AbsPRIOQ2 \Rightarrow pre\ PRIOQDequeue2$$

PROOF. The two preconditions are:

$$pre\ PRIOQDequeue1 \hat{=} nntp > 1 \\ \text{and} \\ pre\ PRIOQDequeue2 \hat{=} glen \neq 0$$

The abstraction relation states that $glen = nntp - 1$, so $nntp > 1$ iff $glen + 1 > 1$, which implies that $glen > 0$ and it follows that $glen \neq 0$. \square

Theorem 34.

$$\forall PRIOQ1; PRIOQ1'; PRIOQ2; PRIOQ2'; p! : PID; serr! : SYSERR \bullet \\ pre\ PRIOQDequeue1 \\ \wedge AbsPRIOQ2 \\ \wedge AbsPRIOQ2' \\ \wedge PRIOQDequeue2 \\ \Rightarrow PRIOQDequeue1$$

PROOF. We start with $glen \neq 0$, because of the definition of $glen$'s type, this implies that $glen > 0$. By the abstraction relation, $glen = nntp - 1$, so $glen \neq 0$ implies $nntp - 1 \neq 0$ and $glen > 0$ implies $nntp - 1 > 0$, so $nntp > 1$, as required.

By the abstraction relation, $pq1(1) = qhd$ if the queue is not empty; it cannot be empty by the definition of the operation, so this equation holds. It follows that $p! = qhd$ implies $p! = pq1(1)$.

The queue-length reduction, $glen' = glen - 1$ requires us to take the predicate of $AbsPRIOQ2'$ into account. By $AbsPRIOQ2$, we have $glen = nntp - 1$ and, by $AbsPRIOQ2'$, we have $glen' = nntp' - 1$. From this, $glen - 1 = nntp - 2$, so $glen' = nntp - 2$ or $nntp' - 1 = nntp - 2$, so $nntp' = nntp - 1$.

Finally, since $pq1(1) = qhd$, and $qhd' = next(qhd)$, then $qhd' = next(qhd) = pq1(2)$. Using the quantified formula in the abstraction relation, it can be inferred that $\forall i : 1 .. nntp - 2 \bullet pq1' = pq1 \oplus \{i \mapsto pq1(i + 1)\}$; this can be verified by a simple induction. \square

Theorem 35. $\forall PRIOQ1; PRIOQ2 \bullet pre\ PRIOQDelHd1 \wedge AbsPRIOQ2 \Rightarrow pre\ PRIOQDelHd2$

PROOF. The precondition of $PRIOQDelHd1$ is $nxtp > 1$ and that of $PRIOQDelHd2$ is $qlen > 0$. The abstraction relation states that $qlen = nxtp - 1$. From the abstraction relation, we have $qlen + 1 = nxtp$, and so $qlen + 1 > 1$, from which it follows that $qlen > 0$. \square

Theorem 36.

$$\begin{aligned} &\forall PRIOQ1; PRIOQ1'; PRIOQ2; PRIOQ2' \bullet \\ &\quad pre\ PRIOQDelHd1 \\ &\quad \wedge AbsPRIOQ2 \\ &\quad \wedge AbsPRIOQ2' \\ &\quad \wedge PRIOQDelHd2 \\ &\Rightarrow PRIOQDelHd1 \end{aligned}$$

PROOF. By the predicate of $AbsPRIOQ2$, $nxtp = qlen - 1$ and, by that of $AbsPRIOQ2'$, we have $nxtp' = qlen' - 1$, so $qlen' = nxtp' + 1$. In the predicate of $PRIOQDelHd2$, $qlen' = qlen - 1$, so $qlen - 1 = nxtp - 2$, so $qlen' = nxtp - 2$, from which it follows that $nxtp' - 1 = nxtp - 2$, or $nxtp' = nxtp - 1$.

Now, assuming $qlen > 1$, by the predicate of $AbsPRIOQ2$, $qhd = pq1(1)$ and $next(qhd) = next(pq1(1)) = pq1(2)$. Using the quantified formula, the index of each element of $pq1$ decreases by 1.

On the other hand, if $qlen = 1$, the $next(qhd) = nullpid$, so $qhd' = qlst$ which, by the invariant, implies that $qhd' = nullpid$ and $qlen = 0$, so $nxtp = 1$ and the queue is empty. \square

The schemata from this last refinement have now been shown to be correct. They can be converted directly into executable code.

3.6 The Scheduler

The scheduler is comprised of the priority queue whose refinement has just been undertaken, together with a variable to identify the currently executing process, a variable to identify the process that was executing immediately before the current one; there is also a variable to identify the idle process.

The scheduler undergoes 3 refinements to reach the level at which code can be extracted. Without further ado, we press on, therefore.

3.6.1 Top Level

This section contains the specification of the scheduler.

Before presenting the specification, let us prove the following little theorem. The variable $curr$ denotes the current process; $SchedNext$ is the name of the scheduler routine.

The idle process (sometimes called the “null” process) is just a process that does little or nothing. It can be implemented as a simple loop, such as:

```

while true do
  skip
od

```

The idle process is executed when there is nothing else to do.

As far as this part of the specification is concerned, support for the idle process is required.

It is assumed that the idle process is an element of *used*. This has the implication that the identifier of the idle process cannot be *nullpid*.

Here, then, is the definition of the scheduler's state space. The variable *curr* denotes the currently executing process, *prev* denotes the previously executed process, *iprc* is the identifier of the idle process (it is a write-once variable that is set at initialisation time). Finally, *sq* is the scheduler's queue, an instance of *PRIOQ*. It will be remembered that *PRIOQ* is a schema, so we have a *promotion* in this case. This is good for it reduces the amount of work required of us.

<i>SCHED</i> <hr/> <i>curr, prev</i> : <i>PID</i> <i>iprc</i> : <i>PID</i> <i>sq</i> : <i>PRIOQ</i> <hr/> <i>iprc</i> ≠ <i>nullpid</i>
--

Theorem 37. *If* $pq \neq \langle \rangle, \forall p : PID \bullet p \in \text{ran } pq \Rightarrow p \in \text{used}$.

PROOF. By the invariant of *PRIOQ*, $\text{ran } pq \subset \text{used}$. This clearly implies that $\forall p : PID \bullet p \in \text{ran } pq \Rightarrow p \in \text{used}$. \square It has two corollaries.

Corollary 1. $\text{curr} \in \text{used} \vee \text{state}(\text{curr}) = \text{psterm}$.

PROOF. There is only one operation that sets $\text{state}(\text{curr})$ to *psterm*. That is *TerminateSelf*. As part of its operation, it deletes *curr* from the process table and causes a reschedule via a call to *SchedNext*. Before the call to *SchedNext*, *TerminateSelf* sets the state of the current process as $\text{state}' = \text{state} \oplus \{\text{curr} \mapsto \text{psterm}\}$, so $\text{state}(\text{curr}) = \text{psterm}$.

The other operations updating *curr* are *SchedNext* (as noted in the last paragraph) and *SuspendMe*.

The *SuspendMe* operation removes the head from the ready queue, *pq*, if there is one and requeues *curr*. If the ready queue is empty, *iprc* (the idle process) is selected instead. The old queue head (or *iprc*) is made *curr* for execution. The setting of *curr* is performed by *SetNewCurrentProcess*[*head pq/p?*]. If the ready queue, *pq*, is empty, *curr* is updated by *MakeIdleProcessCurrent*.

Inspection of *SchedNext* shows that the same two operations are used to set the state of *curr* and *prev*. Their definitions are repeated.

$\text{SetNewCurrentProcess}$ ΔSCHED $p? : \text{PID}$
$\text{curr}' = p?$ $\text{prev}' = \text{curr}$

$\text{MakeIdleProcessCurrent}$ ΔSCHED
$\text{curr}' = \text{i}prc$ $\text{prev}' = \text{curr}$

It can be seen that neither operator affects *used* in any way (indeed, *used* is not mentioned by either schema). It is therefore necessary to determine where $p?$ and $\text{i}prc$ originate.

In *SuspendMe* and in *SchedNext*, there is a substitution instance of *SetNewCurrentProcess*, $\text{SetNewCurrentProcess}[\text{head } pq/p?]$. This expands to

$$\begin{aligned} \text{curr}' &= \text{head } pq \\ \text{prev}' &= \text{curr} \end{aligned}$$

By Theorem 37, $\text{head } pq \in \text{used}$.

The null or idle process is created by *CreateNullProcess* which is defined in terms of *AddPD*. The output, $p!$, of *AddPD* is then assigned to $\text{i}prc$ via *SCHEDInit*. The initialisation *SCHEDInit* in the system initialisation has an instance of

SCHEDInit SCHED' $p? : \text{PID}$
$\text{curr}' = \text{minpid} \wedge \text{prev}' = \text{minpid} \wedge \text{i}prc' = p?$ $\text{sq}' = \theta\text{PRIQOInit}$

in a substitution instance $[\text{i}pid/p?]$. Inspection of the definition of *CreateNullProcess* shows that there are no operations that rebind $\text{i}pid$. Now, *AddPD* implies that $\text{i}pid \in \text{used}$, so $\text{i}prc = \text{i}pid$.

It should be noted that it will usually be the case that $\text{i}prc$ is bound to minpid . This permits the inference that $\text{curr} \in \text{used}$ at initialisation time, also. \square

Corollary 2. $\text{prev} \in \text{used} \vee \text{state}(\text{prev}) = \text{psterm}$

PROOF. As noted in Corollary 1, only *TerminateSelf* can set the process state to psterm . The *TerminateSelf* operation is defined in terms of *SchedNext*

which, at various points, updates $prev$ ($prev' = curr$). The variable $prev$ is *always* a copy of $curr$. The critical operation is *SetNewCurrentProcess*, whose definition is

$\Delta SCHEd$
$p? : PID$
$curr' = p?$
$prev' = curr$

So, the value bound $prev'$ is identical to that bound to $curr$, so must have the same properties. In particular, if $curr \in used$, $prev' \in used$ and if $state(curr) = psterm$, $state(prev') = psterm$.

It should be clear that the assignment $prev' = curr$ establishes the binding of $prev$ from that point until it is next updated. This permits us to reach the conclusion that $prev \in used \vee state(prev) = psterm$.

Finally, as noted above, $iprc$ is usually bound to $minpid$, so the statement of this corollary also applies at initialisation time. \square

Here is the framing or promotion schema.

$\Phi SCHEd$
$\Delta SCHEd$
$\Delta PRIOQ$
$sq = \theta PRIOQ$
$sq' = \theta PRIOQ'$

The definition of the initialisation schema is repeated. The definition is comparatively straightforward, as can be seen. The only thing to notice is that $sq' = \theta PRIOQInit$, since sq is of a schema type.

$SCHEdInit$
$SCHEd'$
$p? : PID$
$curr' = minpid \wedge prev' = minpid \wedge iprc' = p?$
$sq' = \theta PRIOQInit$

Recall that $PRIOQ$ includes $PTAB$ in its state.

The next operation returns the identifier of the idle process.

$IDLEPROCESSIdent$
$\Xi SCHEd$
$p! : PID$
$p! = iprc$

When the identifier of the currently executing process is required to be set, this schema defines the operation that performs it.

<i>SetCurrentProcessId</i>
$\Delta SCHEd$
$p? : PID$
$curr' = p?$

The names of the next few schemata should be all that is required to interpret them.

<i>MakeCurrentPrevious</i>
$\Delta SCHEd$
$prev' = curr$

<i>IsCurrentProcess</i>
$\Xi SCHEd$
$p? : PID$
$p? = curr$

<i>CurrentProcessId</i>
$\Xi SCHEd$
$p! : PID$
$p! = curr$

$$SetStateToRunning \hat{=} \exists st : PSTATE \mid st = psrunning \bullet SetProcState[st/st?]$$

or

<i>SetStateToRunning</i>
$\Delta PTAB$
$p? : PID$
$state' = state \oplus \{p? \mapsto psrunning\}$

$$SetNewCurrentProcess \hat{=} (MakeCurrentPrevious \wedge SetCurrentProcessId) \mathbin{\text{\$}} (CurrentProcessId[c/p!] \wedge SetStateToRunning[c/p?]) \setminus \{c\}$$

After simplification, this expands into

$\Delta SCHEd$ $p? : PID$
$curr' = p?$ $prev' = curr$ $state' = state \oplus \{curr' \mapsto p\text{running}\}$

$IsPreviousProcess$
$\exists SCHEd$ $p? : PID$
$p? = prev$

$IsCurrentProcessIdle$
$\exists SCHEd$
$curr = iprc$

This predicate is true iff the previously active process was the idle process.

$IsPrevProcessIdle$
$\exists SCHEd$
$prev = iprc$

$$SetProcessStateToReady \hat{=} \exists st : PSTATE \mid st = p\text{ready} \bullet SetProcState[st/st?]$$

This expands and simplifies to

$SetProcessStateToReady$
$\Delta PTAB$ $p? : PID$
$state' = state \oplus \{p? \mapsto p\text{ready}\}$

The operation that places a process identifier in the scheduler's ready queue is called *MakeReady*. The main part of *MakeReady* is defined by the following

$$\begin{aligned}
\text{MakeReady}_a &\hat{=} \\
&\exists \Delta \text{PRIOQ} \bullet \\
&\quad \Phi \text{SCHED} \wedge \text{PRIOQEnqueue}
\end{aligned}$$

To make life a little easier and to avoid errors, the following operation is defined. It sets the state of the process being added to the ready queue as well as performing the queue-insertion operation. This operation is used in a lot of places and it is easy to forget to set the state; this is the reason for defining this operation.

$$\begin{aligned}
\text{MakeReady} &\hat{=} \\
&(\text{SetProcessStateToReady} \wedge \text{MakeReady}_a)
\end{aligned}$$

It expands into the following. It should be noted that the strict expansion of the promoted action should yield a queue whose name is $sq.pq$.

$$\begin{array}{|l}
\text{MakeReady} \\
\hline
\Delta \text{PRIOQ} \\
p? : PID \\
serr! : SYSERR \\
\hline
state' = state \oplus \{p? \mapsto p\text{ready}\} \wedge \\
(\#sq.pq < \text{maxs} \wedge \\
((sq.pq = \langle \rangle \wedge sq.pq' = \langle p? \rangle) \vee \\
(prio(p?) \leq prio(\text{head } sq.pq) \wedge sq.pq' = \langle p? \rangle \wedge sq.pq) \vee \\
(prio(\text{last } sq.pq) < prio(p?) \wedge sq.pq' = sq.pq \wedge \langle p? \rangle) \vee \\
(\exists s_1, s_2 : \text{seq } PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \wedge s_2 = sq.pq \bullet \\
prio(\text{last } s_1) < prio(p?) \wedge \\
prio(p?) \leq prio(\text{head } s_2) \wedge \\
sq.pq' = s_1 \wedge \langle p? \rangle \wedge s_2)) \wedge \\
serr! = \text{sysok}) \\
\vee serr! = \text{schedqfull} \\
\hline
\end{array}$$

This schema can be simplified to the following:

$$\begin{array}{|l}
\Delta \text{PRIOQ} \\
p? : PID \\
serr! : SYSERR \\
\hline
(\#sq.pq < \text{maxs} \wedge \\
((sq.pq = \langle \rangle \wedge sq.pq' = \langle p? \rangle) \vee \\
(prio(p?) \leq prio(\text{head } sq.pq) \wedge sq.pq' = \langle p? \rangle \wedge sq.pq) \vee \\
(prio(\text{last } sq.pq) < prio(p?) \wedge sq.pq' = sq.pq \wedge \langle p? \rangle) \vee \\
(\exists s_1, s_2 : \text{seq } PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \wedge s_2 = sq.pq \bullet \\
prio(\text{last } s_1) < prio(p?) \wedge \\
prio(p?) \leq prio(\text{head } s_2) \wedge \\
sq.pq' = s_1 \wedge \langle p? \rangle \wedge s_2)) \wedge \\
serr! = \text{sysok}) \\
\hline
\end{array}$$

$$\begin{aligned}
& sq.pq' = s_1 \wedge (p?) \wedge s_2) \wedge \\
& state' = state \oplus \{p? \mapsto psready\} \wedge \\
& serr! = sysok) \\
\vee serr! = schedqfull
\end{aligned}$$

The precondition is

$$\text{pre } MakeReady \hat{=} \#sq < maxs$$

Note that this precondition can rely upon the lemma proved above (Lemma 1) to ensure that $p? \in used$, so that the update of $state$ is well defined.

Next, we define a number of operations in terms of promotion. Each definition is accompanied by its simplification; in some cases, a complete step-by-step simplification is given so that the reader can be sure of the derivation, as well as the logical form of these operations.

The test for an empty ready queue in the scheduler is defined by the following

$$\begin{aligned}
IsEmptySCHEDQ & \hat{=} \\
& \exists \Delta PRIOQ \bullet \\
& \Phi SCHED \wedge IsEmptyPRIOQ
\end{aligned}$$

Its predicate expands into (using the same abuse of notation mentioned above)

$$\begin{aligned}
& \exists pq, pq' : \text{seq } PID; \text{ maxs}, \text{ maxs}' : \mathbb{N} \bullet \\
& sq = \theta PRIOQ \wedge \\
& sq' = \theta PRIOQ' \wedge \\
& pq = \langle \rangle
\end{aligned}$$

or

$$\begin{aligned}
sq & = \langle pq \mapsto pq, \text{ maxs} \mapsto \text{ maxs} \rangle \wedge \\
sq' & = \langle pq \rightsquigarrow pq', \text{ maxs} \rightsquigarrow \text{ maxs}' \rangle \wedge \\
pq & = \langle \rangle
\end{aligned}$$

which is

$$\begin{aligned}
& \exists pq, pq' : \text{seq } PID; \text{ maxs}, \text{ maxs}' : \mathbb{N} \bullet \\
& sq = \langle pq \mapsto pq, \text{ maxs} \mapsto \text{ maxs} \rangle \wedge \\
& sq' = \langle pq \rightsquigarrow pq', \text{ maxs} \mapsto \text{ maxs}' \rangle \wedge \\
& pq = \langle \rangle
\end{aligned}$$

or

$$\begin{aligned}
sq & = sq' \wedge \\
sq.\text{maxs} & = sq.\text{maxs}' \wedge \\
sq.pq & = \langle \rangle
\end{aligned}$$

The scheduler's dequeue operation is defined as the following promotion

$$\begin{aligned} SCHEDQDequeue &\hat{=} \\ &\exists \Delta PRIOQ \bullet \\ &\quad \Phi SCHED \wedge PRIOQDequeue \end{aligned}$$

It simplifies to

$$\begin{aligned} sq.pq &= pq \\ sq.maxs &= maxs \\ ((sq.pq \neq \langle \rangle) \\ &\quad p! = head\ sq.pq \\ &\quad sq'.pq = tail\ sq.pq \\ &\quad serr! = sysok) \\ \vee serr! &= schedqempty) \end{aligned}$$

An operation that returns the head element of the ready queue is as follows

$$\begin{aligned} SCHEDQHd &\hat{=} \\ &\exists \Delta PRIOQ \bullet \\ &\quad \Phi SCHED \wedge PRIOQHd \end{aligned}$$

It expands and simplifies to

$$\begin{aligned} sq &= sq' \\ sq.maxs &= sq'.maxs \\ p! &= head\ sq.pq \end{aligned}$$

The operation to remove the head of the scheduler's queue is another promotion

$$\begin{aligned} SCHEDQDelHd &\hat{=} \\ &\exists \Delta PRIOQ \bullet \\ &\quad \Phi SCHED \wedge PRIOQDelHd \end{aligned}$$

The predicate expands and simplifies to

$$\begin{aligned} sq.pq &= pq \\ sq'.maxs &= sq.maxs \\ sq'.pq &= tail\ sq.pq \end{aligned}$$

The arbitrary element deletion operation is another promotion.

$$\begin{aligned} DelSCHEDQElem &\hat{=} \\ &\exists \Delta PRIOQ \bullet \Phi SCHED \wedge DelPRIOQElem \end{aligned}$$

This expands into

$$\begin{aligned}
& \exists pq, pq' : \text{seq } PID; \text{ } maxs, maxs' : \mathbb{N} \bullet \\
& \quad sq = \theta PRIOQ \wedge \\
& \quad sq' = \theta PRIOQ' \wedge \\
& \quad pq \neq \langle \rangle \wedge \\
& \quad (\exists s_1, s_2 : \text{seq } PID \bullet \\
& \quad \quad s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2 = pq \wedge \\
& \quad \quad pq' = s_1 \hat{\wedge} s_2)
\end{aligned}$$

Ignoring the intermediate steps, we have

$$\begin{aligned}
& sq.maxs = sq'.maxs \\
& sq.pq \neq \langle \rangle \\
& (\exists s_1, s_2 : \text{seq } PID \bullet \\
& \quad s_1 \hat{\wedge} \langle p? \rangle \hat{\wedge} s_2 = sq.pq \wedge \\
& \quad sq'.pq = s_1 \hat{\wedge} s_2)
\end{aligned}$$

The precondition is not much of a surprise, as the following calculation shows.

$$\begin{aligned}
\text{pre } DelSCHEDElem & \hat{=} \\
& \text{pre } \Phi SCHED \wedge \text{pre } DelPRIOQElem \\
& \Leftrightarrow \text{pre } DelPRIOQElem
\end{aligned}$$

This is equivalent to

$$p? \in \text{ran } pq$$

or

$$\text{ran } pq \neq \emptyset$$

When there is nothing else to do, the idle process is executed. The following schema defines the operation that sets the schedulers' local variables ready to switch to the idle process' context.

$ \begin{aligned} & \text{MakeIdleProcessCurrent} \\ & \Delta SCHED \\ & \text{curr}' = iprc \\ & \text{prev}' = curr \end{aligned} $

Under the right conditions, the current process is continued:

$ \begin{aligned} & \text{ContinueCurrent} \\ & \Xi SCHED \\ & \text{curr}' = curr \\ & \text{prev}' = prev \end{aligned} $

This is just an identity (which is what is required).

If the current process' state is not *psready* or *psrunning*, it can no longer be considered for execution by the scheduler. The next definition is of a predicate that performs this test.

$$\begin{aligned} \text{CurrentProcessStateIsReadyOrRunning} &\hat{=} \\ &(\text{CurrentProcessId}[c/p!] \wedge \\ &(\exists st : PSTATE \mid st = psready \bullet \\ &\quad \text{ProcState}[c/p?, st/st!] \wedge \\ &(\exists st : PSTATE \mid st = psrunning \bullet \\ &\quad \text{ProcState}[c/p?, st/st!])) \setminus \{c\} \end{aligned}$$

The definition expands into:

$\begin{aligned} &\text{CurrentProcessStateIsReadyOrRunning} \\ &\Xi SCHED \\ &\Xi PTAB \end{aligned}$
$\begin{aligned} &\exists c : PID \bullet \\ &\quad curr = c \wedge \\ &\quad (\exists st : PSTATE \mid st = psready \bullet \\ &\quad \quad state(c) = st) \\ &\quad \vee (\exists st : PSTATE \mid st = psrunning \bullet \\ &\quad \quad state(c) = st) \end{aligned}$

It simplifies to:

$\begin{aligned} &\Xi SCHED \\ &\Xi PTAB \end{aligned}$
$(state(curr) = psready) \vee (state(curr) = psrunning)$

Note that $\neg \text{CurrentProcessStateIsReadyOrRunning}$ is

$\neg \text{CurrentProcessStateIsReadyOrRunning}$
$\begin{aligned} &\Xi SCHED \\ &\Xi PTAB \end{aligned}$
$state(curr) \neq psready \wedge state(curr) \neq psrunning$

It is easy, when not paying sufficient attention, to forget to change \vee to \wedge when negating.

Before defining *SchedNext*, we need

$$\begin{aligned} \text{QueueHdHasHigherPriority} &\hat{=} \\ &(\text{CurrentPriority}[cp/pr!] \wedge \\ &\quad \text{SCHEDQHd}[h/p!] \wedge \\ &\quad \text{ProcPrio}[h/p?, hpr/pr!] \wedge \\ &\quad hpr < cp) \setminus \{h, hpr, cp\} \end{aligned}$$

This expands to

$\text{QueueHdHasHigherPriority}$
$\exists PTAB$
$\exists SCHED$
$\exists h, cp : PID; hpr : PPRIO \bullet$ $prio(curr) = cp \wedge$ $head\ sq.pq = h \wedge$ $prio(h) = hpr \wedge$ $hpr < cp$

The predicate of this schema simplifies to

$$prio(head\ sq.pq) < prio(curr)$$

The schema is

$\text{QueueHdHasHigherPriority}$
$\exists PTAB$
$\exists SCHED$
$prio(head\ sq.pq) < prio(curr)$

Finally, we reach the scheduling function itself. It is a complex operation but should not prove difficult to understand.

$$\begin{aligned}
SchedNext \hat{=} & \\
& (IsCurrentProcessIdle \wedge \\
& \quad ((IsEmptySCHEDQ \wedge ContinueCurrent) \\
& \quad \quad \vee (SCHEDQDequeue[p/p!] \wedge \\
& \quad \quad \quad SetNewCurrentProcess[p/p?] \\
& \quad \quad \quad \text{\textcircled{;}} CTXTSW) \setminus \{p\})) \\
& \vee (IsEmptySCHEDQ \wedge MakeIdleProcessCurrent \text{\textcircled{;}} CTXTSW) \\
& \vee ((\neg CurrentProcessStateIsReadyOrRunning \\
& \quad \vee QueueHdHasHigherPriority) \wedge \\
& \quad (SCHEDQHd[hpid/p!] \wedge \\
& \quad \quad SCHEDQDelHd \wedge \\
& \quad \quad SetNewCurrentProcess[hpid/p?] \\
& \quad \quad \text{\textcircled{;}} CTXTSW) \setminus \{hpid\}) \\
& \vee ContinueCurrent
\end{aligned}$$

Since *CTXTSW* does not have any variables that interact with any others in *SchedNext*, it is possible to reduce the strength of $\text{\textcircled{;}}$ to \wedge .

The definition expands into the following schema. The context-switching operation, *CTXTSW*, is left unexpanded (its predicate consists solely of $intno' = context_switch$).

 $\Delta SCHEd$

$$\begin{aligned}
& (curr = iprc \wedge \\
& \quad ((sq.pq = \langle \rangle \wedge curr' = curr \wedge prev' = prev) \\
& \quad \quad \vee (\exists p : PID \bullet \\
& \quad \quad \quad p = head\ sq.pq \wedge curr' = p \wedge prev' = curr \wedge \\
& \quad \quad \quad state' = state \oplus \{head\ sq.pq \mapsto psrunning\} \wedge CTXTSW))) \\
& \vee (sq.pq = \langle \rangle \wedge prev' = curr \wedge curr' = iprc \wedge CTXTSW) \\
& \vee ((state(curr) \neq psready \wedge state(curr) \neq psrunning \\
& \quad \vee prio(head\ sq.pq) < prio(curr)) \wedge \\
& \quad (\exists hpid : PID \bullet \\
& \quad \quad head\ sq.pq = hpid \wedge \\
& \quad \quad sq'.pq = tail\ sq.pq \wedge \\
& \quad \quad curr' = hpid \wedge \\
& \quad \quad state' = state \oplus \{hpid \mapsto psrunning\} \wedge \\
& \quad \quad prev' = curr \wedge CTXTSW)) \\
& \vee (curr' = curr \wedge prev' = prev)
\end{aligned}$$

This simplifies to

 $\Delta SCHEd$

$$\begin{aligned}
& (curr = iprc \wedge \\
& \quad ((sq.pq = \langle \rangle \wedge curr' = curr \wedge prev' = prev) \\
& \quad \quad \vee (curr' = head\ sq.pq \wedge prev' = curr \wedge \\
& \quad \quad \quad state' = state \oplus \{head\ sq.pq \mapsto psrunning\} \wedge CTXTSW))) \\
& \vee (sq.pq = \langle \rangle \wedge prev' = curr \wedge curr' = iprc \wedge CTXTSW) \\
& \vee ((state(curr) \neq psready \wedge state(curr) \neq psrunning \\
& \quad \vee prio(head\ sq.pq) < prio(curr)) \wedge \\
& \quad sq'.pq = tail\ sq.pq \wedge \\
& \quad curr' = head\ sq.pq \wedge \\
& \quad state' = state \oplus \{head\ sq.pq \mapsto psrunning\} \wedge \\
& \quad prev' = curr \wedge CTXTSW) \\
& \vee (curr' = curr \wedge prev' = prev)
\end{aligned}$$

To calculate the precondition of *SchedNext*, it is first noted that *SchedNext* takes the form of a disjunction, so it is permitted to decompose the precondition into disjuncts since $\text{pre}(P \vee Q) \Leftrightarrow \text{pre}P \vee \text{pre}Q$. Therefore, we decompose the *SchedNext* schema into its components and handle them separately; then we combine the result to form the precondition.

```

pre SchedNext  $\hat{=}$ 
  pre[(IsCurrentProcessIdle  $\wedge$ 
    ((IsEmptySCHEDQ  $\wedge$  ContinueCurrent)
       $\vee$  (SCHEDQDequeue[p/p!]  $\wedge$  SetNewCurrentProcess[p/p?]
         $\S$  CTXTSW)  $\setminus$  {p})])
 $\vee$  (IsEmptySCHEDQ  $\wedge$  MakeIdleProcessCurrent  $\S$  CTXTSW)
 $\vee$  (( $\neg$  CurrentProcessStateIsReadyOrRunning
   $\vee$  QueueHdHasHigherPriority)  $\wedge$ 
  (SCHEDQHd[hpid/p!]  $\wedge$ 
    SCHEDQDelHd  $\wedge$ 
    SetNewCurrentProcess[hpid/p?]
     $\S$  CTXTSW)  $\setminus$  {hpid})
 $\vee$  ContinueCurrent]

```

The *SchedNext* operation is composed of disjunctions. Each disjunct can be treated independently, so we have:

```

pre SchedNext  $\hat{=}$ 
  pre(IsCurrentProcessIdle  $\wedge$ 
    ((IsEmptySCHEDQ  $\wedge$  ContinueCurrent)
       $\vee$  (SCHEDQDequeue[p/p!]  $\wedge$ 
        SetNewCurrentProcess[p/p?]
         $\S$  CTXTSW)  $\setminus$  {p}))
 $\vee$  pre(IsEmptySCHEDQ  $\wedge$  MakeIdleProcessCurrent  $\S$  CTXTSW)
 $\vee$  pre(( $\neg$  CurrentProcessStateIsReadyOrRunning
   $\vee$  QueueHdHasHigherPriority)  $\wedge$ 
  (SCHEDQHd[hpid/p!]  $\wedge$ 
    SCHEDQDelHd  $\wedge$ 
    SetNewCurrentProcess[hpid/p?]
     $\S$  CTXTSW)  $\setminus$  {hpid})
 $\vee$  pre ContinueCurrent

```

Taking each disjunct in turn, we obtain, after simplification:

```

pre SchedNext  $\hat{=}$ 
  curr = iprc
 $\vee$  sq.pq =  $\langle \rangle$ 
 $\vee$  (state(curr)  $\neq$  psready  $\vee$  state(curr)  $\neq$  psrunning
   $\vee$  prio(head sq.pq) < prio(curr))

```

and we note that the precondition of the fourth disjunct simplifies to *true*.

There are two

Theorem 38. $curr \in used \vee curr = minpid$.

PROOF. By inspection, it can be seen that *curr* is assigned a value that is *head sq.pq*. Since $\text{ran } sq.pq \subset used$, $curr \in used$. The idle process, *iprc*, as will be seen, is allocated a normal *PID*, like any other process, so $iprc \in used$. After the initialisation of the scheduler, $curr' = minpid$. \square

Corollary 3. $prev \in used \vee prev = minpid$.

PROOF. In all cases, $prev$ obtains its value by assignments $prev' = curr$. Given that $curr \in used$, it follows immediately $prev \in used$. The other case holds immediately after the initialisation operation has been applied. \square

In this kernel, processes can request that they be suspended, This is the operation as far as the scheduler is concerned.

$$\begin{aligned} SuspendMe \hat{=} & \\ & ((IsEmptySCHEDQ \wedge MakeIdleProcessCurrent) \\ & \vee ((SCHEDQDequeue[p/p!]\S \\ & \quad (CurrentProcessId[c/p!] \wedge MakeReady[c/p?]) \setminus \{c\}) \\ & \quad \S SetNewCurrentProcess[p/p?]) \setminus \{p\}) \\ & \S CTXTSW \end{aligned}$$

(Note, again, that $\S CTXTSW$ can be reduced in strength to $\wedge CTXTSW$.)

The definition of $SuspendMe$ expands and simplifies to the following schema:

$\begin{aligned} & SuspendMe \text{ ---} \\ & \Delta SCHED \\ & \Delta PRIOQ \\ & \text{---} \\ & state' = state \oplus \{curr \mapsto psready\} \\ & ((pq = \langle \rangle \wedge curr' = prev \wedge prev' = curr) \\ & \vee (curr' = head pq \wedge \\ & \quad (\#(tail pq) < maxs \wedge \\ & \quad \quad prev' = curr \wedge \\ & \quad \quad ((tail pq = \langle \rangle \wedge pq' = \langle curr \rangle) \\ & \quad \quad \vee (prio(curr) \leq prio(head tail pq) \wedge pq' = \langle curr \rangle \wedge tail pq) \\ & \quad \quad \vee (prio(last tail pq) < prio(curr) \wedge pq' = (tail pq) \wedge \langle curr \rangle) \\ & \quad \quad \vee (\exists s_1, s_2 : seq PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \wedge s_2 = tail pq \bullet \\ & \quad \quad \quad prio(last s_1) < prio(curr) \wedge \\ & \quad \quad \quad prio(curr) \leq prio(head s_2) \wedge \\ & \quad \quad \quad pq' = s_1 \wedge \langle curr \rangle \wedge s_2) \wedge \\ & \quad \quad serr! = sysok)) \\ & \vee serr! = schedqfull) \wedge \\ & CTXTSW \end{aligned}$

The movement of $prev' = curr$ is justified by the combination of $Distrib\vee$ and $p \wedge q \Rightarrow p$; the conjunction of $CTXTSW$ is also a simplification of the original statement (the simplification is justified above).

The precondition is

$$pre\ SuspendMe \hat{=} pq = \langle \rangle \vee \# tail pq < maxs$$

There is an argument that $SuspendMe$ should be defined as follows

$$\begin{aligned}
\text{SuspendMe} \triangleq & \\
& ((\text{IsEmptySCHEDQ} \wedge \text{MakeIdleProcessCurrent} \wedge \\
& \quad (\text{CurrentProcessId}[c/p!] \wedge \\
& \quad \text{MakeReady}[c/p?] \setminus c) \\
& \quad \vee ((\text{SCHEDQDequeue}[p/p!] \S \\
& \quad \quad (\text{CurrentProcessId}[c/p!] \wedge \text{MakeReady}[c/p?] \setminus \{c\}) \\
& \quad \quad \S \text{SetNewCurrentProcess}[p/p?] \setminus \{p\}) \\
& \quad \S \text{CTXTSW}
\end{aligned}$$

After expansion and simplification (note that *CTXTSW* is moved inwards using the Distrib rule for \wedge over \vee), we have

$ \begin{aligned} & \text{SuspendMe} \\ & \Delta \text{SCHED} \\ & \Delta \text{PRIOQ} \\ \hline & \text{state}' = \text{state} \oplus \{\text{curr} \mapsto \text{psready}\} \\ & ((\text{sq.pq} = \langle \rangle \wedge \text{curr}' = \text{iprc} \wedge \text{prev}' = \text{curr} \wedge \text{sq.pq}' = \langle \text{curr} \rangle \wedge \text{CTXTSW}) \\ & \vee (\text{curr}' = \text{head sq.pq} \wedge \\ & \quad (\#(\text{tail sq.pq}) < \text{maxs} \wedge \\ & \quad \quad \text{prev}' = \text{curr} \wedge \\ & \quad \quad ((\text{tail sq.pq} = \langle \rangle \wedge \text{sq.pq}' = \langle \text{curr} \rangle) \\ & \quad \quad \vee (\text{prio}(\text{curr}) \leq \text{prio}(\text{head tail sq.pq}) \wedge \\ & \quad \quad \quad \text{sq.pq}' = \langle \text{curr} \rangle \hat{\wedge} \text{tail sq.pq}) \\ & \quad \quad \vee (\text{prio}(\text{last tail sq.pq}) < \text{prio}(\text{curr}) \wedge \\ & \quad \quad \quad \text{sq.pq}' = (\text{tail sq.pq}) \hat{\wedge} \langle \text{curr} \rangle) \\ & \quad \quad \vee (\exists s_1, s_2 : \text{seq PID} \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\wedge} s_2 = \text{tail sq.pq} \bullet \\ & \quad \quad \quad \text{prio}(\text{last } s_1) < \text{prio}(\text{curr}) \wedge \\ & \quad \quad \quad \text{prio}(\text{curr}) \leq \text{prio}(\text{head } s_2) \wedge \\ & \quad \quad \quad \text{sq.pq}' = s_1 \hat{\wedge} \langle \text{curr} \rangle \hat{\wedge} s_2) \wedge \\ & \quad \quad \text{CTXTSW} \wedge \\ & \quad \quad \text{serr}' = \text{sysok})) \\ & \vee \text{serr}' = \text{schedqfull}) \end{aligned} $

The precondition is the same as in the other version.

3.6.2 Refinement One

There is a number of things that should be said about the refinement of the scheduler. The first thing is that, since the scheduler consists of three simple variables and a promoted schema, the refinement of the three variables will consist of the identity, leaving the refinement of the promoted schema. However, the refinement of a promotion is equivalent to the promotion of a refinement, so there is nothing to do for the reason that the refinement of *PRIOQ* has already been completed in the last section. For these reasons, all

we need do in this and the next subsection is to write out the definitions of the various schemata using the operations of the current level of refinement. In this subsection, the current level of refinement is 1; in the next, it is 2.

We have little or nothing to say about these refinements. We have not said all there is to say about them already but believe that what we have not said is inessential¹.

$$\begin{aligned} \text{MakeReady1} &\hat{=} \\ &\text{SetProcessStateToReady1} \wedge \\ &\exists \Delta \text{PRIOQ1} \bullet \\ &\quad \Phi \text{SCHED} \wedge \text{PRIOQEnqueue1} \end{aligned}$$

$$\begin{aligned} \text{CurrentProcessStateIsReadyOrRunning1} &\hat{=} \\ &(\text{CurrentProcessId}[c/p!] \wedge \\ &\quad (\exists st_1, st_2 : \text{PSTATE} \mid st_1 = \text{psready} \wedge st_2 = \text{psrunning} \bullet \\ &\quad \quad \text{ProcState1}[c/p?, st_1/st!] \vee \text{ProcState1}[c/p?, st_2/st!])) \setminus \{c\} \end{aligned}$$

This expands to

$$\begin{array}{l} \text{CurrentProcessStateIsReadyOrRunning1} \\ \hline \exists \text{PTAB1} \\ \exists \text{SCHED} \\ \hline \exists c : \text{PID} \bullet \\ \quad c = \text{curr} \wedge \\ \quad (\exists st_1, st_2 : \text{PSTATE} \mid st_1 = \text{psready} \wedge st_2 = \text{psrunning} \bullet \\ \quad \quad st_1 = \text{state1}(c) \vee st_2 = \text{state1}(c)) \end{array}$$

It can be simplified to

$$\begin{array}{l} \text{CurrentProcessStateIsReadyOrRunning1} \\ \hline \exists \text{PTAB1} \\ \exists \text{SCHED} \\ \hline \text{psready} = \text{state1}(\text{curr}) \vee \text{psrunning} = \text{state1}(\text{curr}) \end{array}$$

$$\begin{aligned} \text{QueueHdHasHigherPriority1} &\hat{=} \\ &(\text{CurrentPriority}[cp/pr!] \wedge \\ &\quad \text{SCHEDQHd1}[h/p!] \wedge \\ &\quad \text{ProcPrio1}[h/p?, hpr/pr!] \wedge \\ &\quad hpr < cp) \setminus \{h, hpr, cp\} \end{aligned}$$

This expands into

¹ We hope!

$\text{QueueHdHasHigherPriority1}$ ΞSCHED ΞPTAB1
$\exists h : \text{PID}; hpr, cp : \text{PPRIO} \bullet$ $\quad prio1(curr) = cp \wedge$ $\quad h = pq1(1) \wedge$ $\quad prio1(h) = hpr \wedge$ $\quad hpr < cp$

and then to

$\text{QueueHdHasHigherPriority1}$ ΞSCHED ΞPTAB1
$\exists hpr, cp : \text{PPRIO} \bullet$ $\quad h = pq1(1) \wedge$ $\quad prio1(h) = hpr \wedge$ $\quad hpr < prio1(curr)$

and finally to

$\text{QueueHdHasHigherPriority1}$ ΞSCHED ΞPTAB1
$prio1(pq1(1)) < prio1(curr)$

$SchedNext1 \hat{=}$

$$\begin{aligned}
& (\text{IsCurrentProcessIdle} \wedge \\
& \quad ((\text{IsEmptySCHEDQ1} \wedge \text{ContinueCurrent}) \\
& \quad \quad \vee (\text{SCHEDQDequeue1}[p/p!] \wedge \text{SetNewCurrentProcess}[p/p?] \\
& \quad \quad \quad \text{;} \text{CTXTSW}) \setminus \{p\})) \\
& \vee (\text{IsEmptySCHEDQ1} \wedge \text{MakeIdleProcessCurrent} \text{;} \text{CTXTSW}) \\
& \vee ((\neg \text{CurrentProcessStateIsReadyOrRunning1} \\
& \quad \vee \text{QueueHdHasHigherPriority1}) \wedge \\
& \quad (\text{SCHEDQHd1}[hpid/p!] \wedge \\
& \quad \quad \text{SCHEDQDelHd1} \wedge \\
& \quad \quad \text{SetNewCurrentProcess}[hpid/p?] \text{;} \text{CTXTSW}) \setminus \{hpid\}) \\
& \vee \text{ContinueCurrent}
\end{aligned}$$

The precondition, when simplified, is

pre $SchedNext1 \hat{=}$
 $curr = iprc$
 $\vee nextp = 1$
 $\vee (prio1(pq1(1)) < prio1(curr))$
 $\vee psready \neq state1(curr) \vee psrunning \neq state1(curr)$

The reader should not be surprised at the similarity between this precondition and that of $SchedNext1$. This is clearly because the abstraction relation is an identity.

The first refinement of $SuspendMe1$ is

$SuspendMe1 \hat{=}$
 $((IsEmptySCHEDQ1 \wedge MakeIdleProcessCurrent \wedge$
 $(CurrentProcessId[c/p!] \wedge$
 $MakeReady1[c/p?] \setminus c)$
 $\vee ((SCHEDQDequeue1[p/p!] \wp$
 $(CurrentProcessId[c/p!] \wedge MakeReady1[c/p?] \setminus \{c\})$
 $\wp SetNewCurrentProcess[p/p?] \setminus \{p\})$
 $\wp SwitchContext$

3.6.3 Refinement Two

These refinements are mostly concerned with the $PTAB2$ component of scheduler operations. We have already refined the priority queue as far as we require, so all components included from the priority queue are the same as in the previous refinement. The priority queue component is a promoted component, so there are no refinement proofs required. The other immediate components of the scheduler are scalar variables and they cannot be refined for the very reason that they have reached their final level of refinement already. This leaves components of $PTAB$ as candidates for refinement proofs. In each case, there is the requirement that $p? \in used$ (or equivalent under refinement) and this condition is met by the implicit precondition to $PRIOQ$ that $ran\ pq \subset used$. We believe, therefore, that no refinement proofs are required in this subsection. We will, though, include the refinements of the primary schemata plus some auxilliary operations.

$CurrentProcessStateIsReadyOrRunning2 \hat{=}$
 $(CurrentProcessId[c/p!] \wedge$
 $(\exists st_1, st_2 : PSTATE \mid st_1 = psready \wedge st_2 = psrunning \bullet$
 $ProcState2[c/p?, st_1/st!] \vee ProcState2[c/p?, st_2/st!])) \setminus \{c\}$

As in the previous cases, this operation refines to

$CurrentProcessStateIsReadyOrRunning2$
$\Xi PTAB1$
$\Xi SCHED$
$psready = state2(curr) \vee psrunning = state2(curr)$

$$\begin{aligned}
\text{QueueHdHasHigherPriority2} \hat{=} & \\
& (\text{CurrentPriority}[cp/pr!] \wedge \\
& \text{SCHEDQHd1}[h/p!] \wedge \\
& \text{ProcPrio2}[h/p?, hpr/pr!] \wedge \\
& hpr < cp) \setminus \{h, hpr, cp\}
\end{aligned}$$

As in the previous cases, this expands and simplifies to

$ \begin{aligned} & \text{QueueHdHasHigherPriority1} \\ & \Xi \text{SCHED} \\ & \Xi \text{PTAB1} \\ & \text{prio2}(pq1(1)) < \text{prio2}(\text{curr}) \end{aligned} $
--

$$\begin{aligned}
\text{SchedNext2} \hat{=} & \\
& (\text{IsCurrentProcessIdle} \wedge \\
& \quad ((\text{IsEmptySCHEDQ1} \wedge \text{ContinueCurrent}) \\
& \quad \vee (\text{SCHEDQDequeue1}[p/p!] \wedge \text{SetNewCurrentProcess}[p/p?] \\
& \quad \quad \text{;} \text{CTXTSW}) \setminus \{p\})) \\
& \vee (\text{IsEmptySCHEDQ1} \wedge \text{MakeIdleProcessCurrent} \text{;} \text{CTXTSW}) \\
& \vee ((\neg \text{CurrentProcessStateIsReadyOrRunning2} \\
& \quad \vee \text{QueueHdHasHigherPriority2}) \wedge \\
& \quad (\text{SCHEDQHd1}[hpid/p!] \wedge \\
& \quad \text{SCHEDQDelHd1} \wedge \\
& \quad \text{SetNewCurrentProcess}[hpid/p?] \text{;} \text{CTXTSW}) \setminus \{hpid\}) \\
& \vee \text{ContinueCurrent}
\end{aligned}$$

The second refinement of *SuspendMe* is

$$\begin{aligned}
\text{SuspendMe2} \hat{=} & \\
& ((\text{IsEmptySCHEDQ2} \wedge \text{MakeIdleProcessCurrent} \wedge \\
& \quad (\text{CurrentProcessId}[c/p!] \wedge \\
& \quad \text{MakeReady2}[c/p?] \setminus c) \\
& \quad \vee ((\text{SCHEDQDequeue2}[p/p!] \text{;} \\
& \quad \quad (\text{CurrentProcessId}[c/p!] \wedge \text{MakeReady2}[c/p?] \setminus \{c\}) \\
& \quad \quad \text{;} \text{SetNewCurrentProcess}[p/p?]) \setminus \{p\}) \\
& \quad \text{;} \text{CTXTSW})
\end{aligned}$$

The schemata from this last refinement have now been shown to be correct. They can be converted directly into executable code.

3.7 Semaphores

The kernel allows processes to synchronise using semaphores. This section contains the definition of the semaphore type.

The kernel only uses semaphores. It would be very easy to extend it so that it included, say, condition variables. We refrain from such extensions because of their effect on the length of this book.

Semaphores are defined as a counter and a queue. The queue is the FIFO queue type defined for processes. This is done using promotion. This enables the separate refinement of the queue of waiting processes, *waiters* (of type *PROCESSQUEUE*). Since the *PROCESSQUEUE* type has already been specified and refined, there is no work to do with respect to its use in the current context. The only thing we really have to do is to rename the components of the *PROCESSQUEUE* and its operations so that they are more appropriate to semaphores.

The definition of the semaphore state space schema is

SEMAPHORE

scnt : \mathbb{Z}

waiters : *PROCESSQUEUE*

where *scnt* is the semaphore's counter and *waiters* is the queue of waiting processes.

3.7.1 Top Level

We will need to prove the following result:

Theorem 39. *If $waiters \neq \langle \rangle$, $\forall p : PID \bullet p \in ran\ waiters \Rightarrow p \in used$*

It should be noted that the schema for semaphore has an often ignored interaction with the scheduler. If there is more than one waiter and the current process waits on the same semaphore, if the scheduler's queue is now empty, the semaphore will hang indefinitely because the idle process will run. Consideration of this leads to the inevitable conclusion that this is correct behaviour for the semaphore. If all runnable processes are waiting on the semaphore, there is no process to signal on it, so they must wait indefinitely.

A promotion schema is clearly required so that the relevant operations on *PROCESSQUEUE* can be promoted to semaphore operations.

Φ *SEMAPHORE*

Δ *SEMAPHORE*

Δ *PROCESSQUEUE*

waiters = θ *PROCESSQUEUE*

waiters' = θ *PROCESSQUEUE'*

The operations to add and remove a waiting process (a “waiter”) are defined by promotion as follows:

$$\begin{array}{l} \text{AddWaiter} \hat{=} \\ \quad \exists \Delta \text{SEMAWAITERS} \bullet \\ \quad \quad \Phi \text{SEMAPHORE} \wedge \text{EnqueuePROCESSQUEUE} \end{array}$$

$$\begin{array}{l} \text{RemoveWaiter} \hat{=} \\ \quad \exists \Delta \text{SEMAWAITERS} \bullet \\ \quad \quad \Phi \text{SEMAPHORE} \wedge \text{DequeuePROCESSQUEUE} \end{array}$$

Semaphores are initialised by clearing their queue of waiters and by setting the counter to some value (here *ival?*). Appropriate setting of the semaphore gives a binary semaphore and a larger value for *ival?* will give a general semaphore.

$\begin{array}{l} \text{SEMAPHOREInit} \\ \text{SEMAPHORE}' \\ \text{ival?} : \mathbb{Z} \end{array}$
$\begin{array}{l} \text{sct}' = \text{ival?} \\ \text{waiters}' = \theta \text{PROCESSQUEUEInit} \end{array}$

The wait and signal operations require the counter to be incremented and decremented, so the following operations are required. Note that they do not depend upon promotion but act on the variables of the *SEMAPHORE* type.

$\begin{array}{l} \text{IncSEMACNT} \\ \Delta \text{SEMAPHORE} \end{array}$
$\text{sct}' = \text{sct} + 1$

$\begin{array}{l} \text{DecSEMACNT} \\ \Delta \text{SEMAPHORE} \end{array}$
$\text{sct}' = \text{sct} - 1$

The following schema defines a predicate which is true iff *sct* is negative.

$\begin{array}{l} \text{NegativeSemaCount} \\ \exists \text{SEMAPHORE} \end{array}$
$\text{sct} < 0$

The next schema defines a predicate which is true iff *sct* is not positive—i.e., is either 0 or negative.

$\begin{array}{l} \text{NonpositiveSemaCount} \\ \exists \text{SEMAPHORE} \end{array}$
$\text{sct} \leq 0$

A process that is waiting on a semaphore has a state value $pswaitsema$ (reasonably enough!). The following schema on $PTAB$ defines the appropriate action:

$$\begin{aligned} \text{SetStateToWaitSema} &\hat{=} \\ &\exists st : PSTATE \mid st = pswaitsema \bullet \\ &\quad \text{SetProcState}[st/st?] \end{aligned}$$

This expands and simplifies to

$\begin{aligned} &\text{SetStateToWaitSema} \\ &\Delta PTAB \\ &p? : PID \end{aligned}$
$state' = state \oplus \{p? \mapsto pswaitsema\}$

The operation that waits on a semaphore is defined as:

$$\begin{aligned} \text{WaitSema} &\hat{=} \\ &\text{DecSEMACNT}\S \\ &\quad ((\text{NegativeSemaCount} \wedge \\ &\quad \quad \text{SetStateToWaitSema} \wedge \\ &\quad \quad \text{AddWaiter}[caller?/p?]\S \\ &\quad \quad \text{SchedNext}) \\ &\quad \vee \text{ContinueCurrent}) \end{aligned}$$

The caller, $caller?$, is always the currently executing process, so $caller? = curr$, so the WaitSema operation is, more correctly

$$\begin{aligned} \text{WaitSema} &\hat{=} \\ &\text{DecSEMACNT}\S \\ &\quad ((\text{NegativeSemaCount} \wedge \\ &\quad \quad (\text{CurrentProcessId}[c/p!] \wedge \\ &\quad \quad \quad \text{SetStateToWaitSema}[c/p?] \wedge \\ &\quad \quad \quad \text{AddWaiter}[c/p?]) \setminus \{c\} \\ &\quad \quad \S \text{SchedNext}) \\ &\quad \vee \text{ContinueCurrent}) \end{aligned}$$

Notice that WaitSema can be equivalently expressed as follows

$$\begin{aligned} \text{WaitSema} &\hat{=} \\ &\text{DecSEMACNT}\S \\ &\quad ((\text{NegativeSemaCount} \wedge \\ &\quad \quad (\text{CurrentProcessId}[c/p!] \wedge \\ &\quad \quad \quad \text{SetStateToWaitSema}[c/p?] \wedge \\ &\quad \quad \quad (\exists \Delta \text{PROCESSQUEUE} \bullet \\ &\quad \quad \quad \quad \Phi \text{SEMAPHORE} \wedge \\ &\quad \quad \quad \quad \text{EnqueuePROCESSQUEUE}[c/p?])) \setminus \{c\} \wedge \\ &\quad \quad \S \text{SchedNext}) \\ &\quad \vee \text{ContinueCurrent}) \end{aligned}$$

The full expansion is as follows. The *WaitSema* schema expands first (after elimination of the existential quantifier by the one-point rule) into

$\begin{array}{l} \text{WaitSema}_a \\ \Delta PTAB \\ \Delta SEMAPHORE \\ \Delta PROCESSQUEUE \\ \Delta SCHED \\ serr! : SYSERR \end{array}$
$\begin{array}{l} (scnt' = scnt - 1 \wedge \\ (scnt' < 0 \wedge \\ \quad state' = state \oplus \{curr \mapsto pswaitsema\} \wedge \\ \quad waiters.procs = waiters.procs \hat{\ } \langle curr \rangle_{\S} \\ \quad SchedNext) \\ \vee (curr' = curr \wedge prev' = prev)) \end{array}$

Its second expansion is

$\begin{array}{l} \text{WaitSema} \\ \Delta SCHED \\ \Delta PTAB \\ \Delta SEMAPHORE \\ \Delta PROCESSQUEUE \\ serr! : SYSERR \end{array}$
$\begin{array}{l} \exists state'' : PID \mapsto PSTATE \bullet \\ (scnt' = scnt - 1 \wedge \\ ((scnt' < 0 \wedge \\ \quad waiters.procs' = waiters.procs \hat{\ } \langle curr \rangle \wedge \\ \quad state'' = state \oplus \{curr \mapsto pswaitsema\} \wedge \\ (curr = iprc \wedge \\ \quad ((pq = \langle \rangle \wedge curr' = curr \wedge prev' = prev) \\ \quad \vee (curr' = head pq \wedge prev' = curr \wedge \\ \quad \quad state' = state \oplus \{head pq \mapsto psrunning\} \\ \quad \quad \wedge CTXTSW)))) \\ \vee (pq = \langle \rangle \wedge prev' = curr \wedge curr' = iprc \wedge CTXTSW) \\ \vee ((state''(curr) \neq psready \wedge state''(curr) \neq psrunning \\ \quad \vee prio(head pq) < prio(curr)) \wedge \\ \quad pq' = tail pq \wedge \\ \quad curr' = head pq \wedge \\ \quad state' = state \oplus \{head pq \mapsto psrunning\} \wedge \\ \quad prev' = curr \wedge \\ \quad CTXTSW) \\ \vee (curr' = curr \wedge prev' = prev) \\ \vee (curr' = curr \wedge prev' = prev)) \end{array}$

In the call to *SchedNext*, the state of *curr* is clearly *pswaitsema*, this can be used as an additional fact in simplifying the predicate.

$\frac{\text{WaitSema}}{\Delta SCHEM}$ $\Delta PTAB$ $\Delta SEMAPHORE$ $\Delta PROCESSQUEUE$ $serr! : SYSERR$ <hr/> $((scnt \leq 0 \wedge$ $\quad waiters.procs' = waiters.procs \hat{\ } \langle curr \rangle \wedge$ $\quad state' = state \oplus \{curr \mapsto pswaitsema\} \wedge$ $((pq = \langle \rangle \wedge prev' = curr \wedge curr' = iprc)$ $\vee (pq = tail\ pq \wedge$ $\quad curr' = head\ pq \wedge$ $\quad state' = state \oplus \{head\ pq \mapsto psrunning\} \wedge$ $\quad prev' = curr)))$ $\vee (curr' = curr \wedge prev' = prev))$
--

and its precondition is

$$\text{pre WaitSema} \hat{=} scnt \leq 0$$

Note that the *SignalSema* operation can be performed by *any* piece of code, not just the current process. This implies that it can be called by, for example, a device interface.

Finally, it should be noted that $curr' = curr \wedge prev' = prev$ is just skip when implemented. Next we have the signal operation (the *V* operation in the original):

$$\text{SignalSema} \hat{=} \text{IncSEMACNT}_{\mathfrak{g}}$$

$$(\text{NonPositiveSemaCount} \wedge$$

$$(\exists p : PID \bullet$$

$$\quad \text{RemoveWaiter}[p/p!] \wedge$$

$$\quad \text{MakeReady}[p/p?])) \wedge$$

$$\text{ContinueCurrent})$$

Schema *SignalSema* expands into:

$\frac{\text{SignalSema}}{\Delta SEMAPHORE}$ $\Delta PROCESSQUEUE$ $serr! : SYSERR$ <hr/> $scnt' = scnt + 1 \wedge$ $(scnt' \leq 0 \wedge$ $\quad waiters.procs' = tail\ waiters.procs \wedge$
--

$$\text{MakeReady}[\text{head waiters.procs}/p?] \wedge \\ (\text{curr}' = \text{curr} \wedge \text{prev}' = \text{prev})$$

Note how this specification is much simpler than in [4]. This is because we are interested only in the refinement not in a (relatively) complete micro model of the operation of the semaphore.

The *SignalSema* operation expands next into the following schema:

SignalSema

Δ PRIOQ

Δ SEMAPHORE

Δ PROCESSQUEUE

serr! : SYSERR

(*scnt* < 0 \wedge

waiters.procs' = *tail waiters.procs* \wedge

((#*sq.pq* < *maxs* \wedge

(*sq.pq* = $\langle \rangle$ \wedge *sq.pq'* = $\langle \text{head waiters.procs} \rangle$)

\vee (*prio*(*head waiters.procs*) \leq *prio*(*head sq.pq*) \wedge

sq.pq' = $\langle \text{head waiters.procs} \rangle \hat{\ } \langle \text{sq.pq} \rangle$)

\vee (*prio*(*last sq.pq*) < *prio*(*head waiters.procs*) \wedge

sq.pq' = *sq.pq* $\hat{\ } \langle \text{head waiters.procs} \rangle$)

\vee ($\exists s_1, s_2 : \text{seq PID} \mid$

*s*₁ $\neq \langle \rangle$ \wedge *s*₂ $\neq \langle \rangle$ \wedge *s*₁ $\hat{\ } s$ ₂ = *sq.pq* •

prio(*last s*₁) < *prio*(*head waiters.procs*) \wedge

prio(*head waiters.procs*) \leq *prio*(*head s*₂) \wedge

sq' = *s*₁ $\hat{\ } \langle \text{head waiters} \rangle \hat{\ } s$ ₂) \wedge

state' = *state* \oplus {*head waiters* \mapsto *psready*} \wedge

serr! = *sysok*)

\vee *serr!* = *schedqfull*)

\wedge (*curr'* = *curr* \wedge *prev'* = *prev*)

The final conjunct (*curr'* = *curr* \wedge *prev'* = *prev*) reduces to *skip* because it is just the identity applied to the scheduler's state. It could, therefore, be omitted; it will be left as a reminder when translating the schema.

There is not a great deal that can be done with this schema! Let us, instead, calculate the precondition.

pre *SignalSema* $\hat{=}$

scnt + 1 \leq 0 \wedge #*sq.pq* < *maxs* \wedge *waiters.procs* $\neq \langle \rangle$

or:

scnt < 0 \wedge #*sq.pq* < *maxs* \wedge *waiters.procs* $\neq \langle \rangle$

3.7.2 Refinement

Because of the use of promotion in the definition of *SEMAPHORE*, there is very little to do as far as refinement is concerned. The refinement of *scht* is just *scht* itself (it is just a scalar variable), while the refinement of the queue type has already been completed. The only slight complication is the alteration of the *state* variable in *PTAB*; two refinements of *PTAB* should be taken into account.

The production of refinement schemata consists only of substituting new names into those presented above. There is no need to engage in any correctness proofs because they have already been done.

The substitution of the appropriate promoted schemata into the schemata defining *WaitSema* and *SignalSema* produces schemata that are suitable for translation into code.

The schemata derived in this section can be implemented directly as executable code. In the current case, the semaphore construct is composed of already refined constructs, its implementation is less obvious in the schemata.

3.8 Semaphore Table

Now that we have semaphores, a table to hold them can be defined. This table will be maintained by the kernel, so a measure of control can be exerted on the number of semaphores in the system.

The table has the usual operations.

Following our convention, the error schemata are defined first. There are two error schemata: *NotAllocSema* for when an attempt has been made to perform an operation on a semaphore that has not been allocated and *NoFreeSemas* which reports that the semaphore table is full.

<i>NotAllocSema</i>
<i>serr!</i> : <i>SYSERR</i>
<i>serr!</i> = <i>notallocsema</i>

<i>NoFreeSemas</i>
<i>serr!</i> : <i>SYSERR</i>
<i>serr!</i> = <i>nofreesemas</i>

3.8.1 Top Level

This subsection contains the specification of the semaphore table. The table supports the following operations:

- Initialisation.
- Allocate a new semaphore.
- Free a semaphore.

Since semaphores were specified and refined to near code in the last section, the semaphore table can be specified using promotion.

An identifier type for semaphores must first be defined. This is an atomic type. Its elements are semaphore identifiers.

[*SID*]

This type will be refined.

The semaphore table is defined as follows:

<i>SEMATBL</i>
<i>semas</i> : <i>SID</i> \rightarrow <i>SEMAPHORE</i>
<i>semasinuse</i> : \mathbb{F} <i>SID</i>
<i>semasinused</i> = dom <i>semas</i>

The variable *semas* is the table, a partial mapping from semaphore identifiers to semaphores; *semasinuse* contains the identifiers of those semaphores that are currently in use. The *semasinuse* variable is used to determine whether it is possible to allocate another semaphore, whether a semaphore is in use, and so on.

The initialisation schema is defined as:

<i>SEMATBLInit</i>
<i>SEMATBL'</i>
<i>semasinuse'</i> = \emptyset

This is very much as would be expected. By making *semasinuse'* = \emptyset , the domain of *semas* is also made empty.

The promotion schema is a textbook case:

Φ <i>SEMATBL</i>
Δ <i>SEMATBL</i>
Δ <i>SEMAPHORE</i>
<i>s?</i> : <i>SID</i>
<i>s?</i> \in <i>semasinuse</i>
<i>semas</i> (<i>s?</i>) = θ <i>SEMAPHORE</i>
<i>semas'</i> = <i>semas</i> \oplus { <i>s?</i> \mapsto θ <i>SEMAPHORE'</i> }

The following schema defines the operation to free a semaphore. Freeing a semaphore consists of removing the semaphore's identifier from *semasinuse*.

FreeSema <hr/> $\Delta \text{SEMATBL}$ $s? : \text{SID}$ <hr/> $\text{semasinuse}' = \text{semasinuse} \setminus \{s?\}$

The following schema defines the allocation operation for semaphore identifiers. A semaphore can be allocated only when an identifier has been allocated, so this schema amounts to the first stage in allocating a semaphore.

AllocSID <hr/> $\Delta \text{SEMATBL}$ $s! : \text{SID}$ <hr/> $s! \notin \text{semasinuse}$ $\text{semasinuse}' = \text{semasinuse} \cup \{s!\}$
--

The operation is nondeterministic. The identifier to be returned, $s!$, is chosen nondeterministically so that it does not occur in semasinuse (the operation *must* be used only when it is known that $\text{semasinuse} \neq \emptyset$). The newly allocated identifier is added to semasinuse in the last conjunct.

The next schema defines a predicate which is satisfied when there are some elements of SID that are not elements of semasinuse .

FreeSIDs <hr/> $\exists \text{SEMATBL}$ <hr/> $\text{semasinuse} \subset \text{SID}$

The following defines the initialisation of a semaphore, once allocated. Given a semaphore identifier, $s?$, the associated semaphore is initialised using $\theta \text{SEMAPHOREInit}$. There is no magic here; the value used to initialise the semaphore is merely implicitly declared in the signature of the InitSema schema).

InitSema <hr/> $\Delta \text{SEMATBL}$ $s? : \text{SID}$ <hr/> $\text{semas}' = \text{semas} \cup \{s? \mapsto \theta \text{SEMAPHOREInit}\}$
--

The operation to allocate semaphores is

$$\begin{aligned} \text{AllocSema} &\hat{=} \\ &(\text{AllocSID} \wedge \text{InitSema} \wedge \text{SysOk}) \\ &\vee \text{NoFreeSemas} \end{aligned}$$

It expands into:

AllocSema <hr/> $\Delta \text{SEMATBL}$ $s! : \text{SID}$ $serr! : \text{SYSERR}$ <hr/> $(s? \notin \text{semasinuse} \wedge$ $\text{semasinuse}' = \text{semasinuse} \cup \{s!\} \wedge$ $\text{semas}' = \text{semas} \cup \{s? \mapsto \theta \text{SEMAPHOREInit}\} \wedge$ $serr! = \text{sysok})$ $\vee serr! = \text{nofreesemas}$
--

The precondition is

$$\text{pre AllocSema} \hat{=} \exists s : \text{SID} \bullet s \in \text{semasinuse}$$

To free a semaphore, the *ReleaseSema* operation is used. This operation is defined as follows.

$$\text{ReleaseSema} \hat{=} \\ (\text{SemaInUse} \wedge \text{FreeSema} \wedge \text{SysOk}) \\ \vee \text{NotAllocSema}$$

This definition expands into the following schema:

ReleaseSema <hr/> $\Delta \text{SEMATBL}$ $s? : \text{SID}$ $serr! : \text{SYSERR}$ <hr/> $(s? \in \text{semasinuse} \wedge$ $\text{semasinuse}' = \text{semasinuse} \setminus \{s?\} \wedge$ $serr! = \text{sysok})$ $\vee serr! = \text{notallocsema}$

The *ReleaseSema* schema's precondition is given by the following schema.

$$\text{pre ReleaseSema} \hat{=} s? \in \text{semasinuse}$$

The semaphore operations can be promoted to operations on the table. The definitions are quite standard and are as follows:

$$\text{STWaitSema} \hat{=} \\ \exists \Delta \text{SEMAPHORE} \bullet \\ \Phi \text{SEMATBL} \wedge \text{WaitSema}$$

and

$$\begin{aligned}
STSignalSema &\hat{=} \\
&\exists \Delta SEMAPHORE \bullet \\
&\quad \Phi SEMATBL \wedge SignalSema
\end{aligned}$$

There is no refinement necessary for these operations.

3.8.2 Refinement One

The first object of concern is the type *SID*. This was an atomic type when initially defined. For this refinement, it is itself refined to:

$$SID == minsid .. maxsid$$

In addition, it is necessary to define:

$$\begin{array}{|l}
\hline
minsid, maxsid : \mathbb{N}_1 \\
\hline
minsid < maxsid \\
\hline
\end{array}$$

Good values for *minsid* are zero or one.

The semaphore table type can now be defined as the following schema

$$\begin{array}{|l}
ST1 \\
\hline
semas1 : SID \rightarrow SEMAPHORE \\
sinuse : SID \rightarrow \{0, 1\} \\
\hline
\end{array}$$

Here, the set, *semasinuse*, is replaced by a function. The evaluation of the function for an arbitrary value of *s* is *sinuse(s) = 1* iff *s* \in *semasinuse*, *sinuse(s) = 0* otherwise. In other words, *sinuse* is the characteristic function of *semasinuse*. The other component, *semas1*, is now a total function but its domain and codomain are identical. Moreover, it is intended that the value of *semas1(s)* is defined at *s* iff *sinuse(s) = 1*.

The initialisation schema is very much as one might expect:

$$\begin{array}{|l}
ST1Init \\
\hline
ST1' \\
\hline
\forall s : SID \bullet \\
\quad sinuse'(s) = 0 \\
\hline
\end{array}$$

The operation to allocate a semaphore is, again, nondeterministic.

$$\begin{array}{|l}
AllocST1 \\
\hline
\Delta ST1 \\
s! : SID \\
\hline
\exists s : SID \bullet \\
\quad sinuse(s) = 0 \wedge \\
\quad sinuse' = sinuse \oplus \{s \mapsto 1\} \wedge \\
\quad s! = s \\
\hline
\end{array}$$

Here, the nondeterminism is located in the choice of s , not $s!$, as was the case in the last subsection. The predicate of this schema is equivalent to

$$\begin{aligned} \text{sinuse}(s!) &= 0 \\ \text{sinuse}' &= \text{sinuse} \oplus \{s! \mapsto 1\} \end{aligned}$$

which, we believe, makes the nondeterminism harder to detect. Nonetheless, the two definitions of the operation are perfectly adequate for our needs; we do not care which particular identifier is chosen, as long as one is. The identifier should not be in current use; once chosen, it should be marked as being in use. This is what the operation states, so it is adequate.

$\begin{array}{l} \text{FreeSID1} \\ \hline \Delta ST1 \\ s? : SID \\ \hline \text{sinuse}' = \text{sinuse} \oplus \{s? \mapsto 0\} \end{array}$
--

The operation to free a semaphore identifier is just an update of the *sinuse* function. This is obvious given the relationship between *semasinuse* and *sinuse*.

The semaphore initialisation operation is next.

$\begin{array}{l} \text{InitSema1} \\ \hline \Delta ST1 \\ s? : SID \\ \hline \text{semas1}' = \text{semas1} \oplus \{s? \mapsto \theta \text{SEMAPHOREInit}\} \end{array}$

The next schema defines a predicate that is satisfied when $s?$ is in use.

$\begin{array}{l} \text{SemaInUse1} \\ \hline \Xi ST1 \\ s? : SID \\ \hline \text{sinuse}(s?) = 1 \end{array}$
--

The allocation operation should cause no problems. It is defined as

$$\begin{aligned} \text{AllocSema1} &\hat{=} \\ &(\text{AllocSID1} \wedge \text{InitSema!}[s!/s?] \wedge \text{SysOk}) \\ &\vee \text{NoFreeSema} \end{aligned}$$

and expands into:

AllocSema1 <hr/> $\Delta ST1$ $s! : SID$ $serr! : SYSERR$ <hr/> $((\exists s : SID \bullet$ $\quad \text{sinuse}(s) = 0 \wedge$ $\quad \text{sinuse}' = \text{sinuse} \oplus \{s \mapsto 1\} \wedge$ $\quad s! = s) \wedge$ $\quad \text{semas1}' = \text{semas1} \oplus \{s! \mapsto \theta SEMAPHOREInit\} \wedge$ $\quad \text{serr}' = \text{sysok})$ $\vee \text{serr}' = \text{nofreesema}$
--

The precondition of *AllocSema1* is easily calculated. It is

$$\text{pre AllocSema1} \hat{=} \\ \exists s : SID \bullet \\ \text{sinuse}(s) = 0$$

The operation to free a semaphore is the following:

$$\text{ReleaseSema1} \hat{=} \\ (\text{SemaInUse1} \wedge \text{FreeSID1} \wedge \text{SysOk}) \\ \vee \text{NotAllocSema}$$

It expands into the next schema:

ReleaseSema <hr/> $\Delta ST1$ $s? : SID$ <hr/> $(\text{sinuse}(s?) = 1 \wedge$ $\quad \text{sinuse}' = \text{sinuse} \oplus \{s? \mapsto 0\} \wedge$ $\quad \text{serr}' = \text{sysok})$ $\vee \text{serr}' = \text{notallocsema}$

An abstraction relation is needed so that this level of representation can be related to the top-level specification. The abstraction relation is the obvious one.

AbsST1 <hr/> ST $ST1$ <hr/> $\forall s : SID \bullet$ $\quad \text{sinuse}(s) \Leftrightarrow s \in \text{semasinuse}$ $\forall s : SID \bullet$ $\quad s \in \text{semasinuse} \Rightarrow \text{semas1}(s) = \text{semas}(s)$
--

3.8.3 Refinement One—Again

The first refinement of *SEMATBL* refines the partial function to what amounts to an array indexed by *SID*. The other component of *ST1*, *sinuse*, is a mapping between semaphore identifiers and the set $\{0, 1\}$, which is used to represent *semasinuse*. The object of this refinement is to find a more compact representation for *semasinuse* or *sinuse*. The aim is to refine *sinuse* to a bitmap.

First, the number of bits per machine word must be defined.

$$| \quad bpw : \mathbb{N}_1$$

Next, it is necessary to define how many words are required to represent the elements of *SID*, one element per bit.

$$\left| \begin{array}{l} msize : \mathbb{N}_1 \\ \hline msize = \lceil \frac{maxsid - minsid}{bpw} \rceil \end{array} \right.$$

Clearly, if $minsid = 0$, this simplifies to

$$\lceil \frac{maxsid}{bpw} \rceil$$

One machine word can represent values in the range $0 \dots 2^{bpw} - 1$. This can also be written as $\{0 \dots bpw - 1\}$ if $\log_2 s$, $s \in SID$ is used. Therefore, the type

$$MWORD == \{0 \dots bpw - 1\}$$

is defined.

The first definition of the bitmap is:

$$BMASK == 0 \dots msize - 1 \rightarrow MWORD$$

This can be interpreted as a vector of *msize* elements each of which is a set of bits. It can be verified that the union of the domain elements of *BMASK* covers all elements of *SID*.

An encoding is required for elements of *SID*. It is fairly obvious and that integer division and mod are appropriate. Integer division will be written \div .

Let $bm : BMASK$, so

$$s \in semasinuse \Leftrightarrow (s \bmod bpw) \in bm(s \div bpw) \\ \Rightarrow \{(s \bmod bpw)\} \subseteq bm(s \div bpw)$$

$$semasinuse \cup \{s\} \Leftrightarrow \{(s \bmod bpw)\} \cup bm(s \div bpw)$$

$$semasinuse \setminus \{s\} \Leftrightarrow bm(s \div bpw) \setminus \{(s \bmod bpw)\}$$

These equivalents are straightforward to verify. For example, the implication on line two can be proved from the biconditional on line one using the fact that $x \in X \subseteq Y \Rightarrow x \in Y$.

We have defined $MWORD$ as $\{0..bpw - 1\}$. This can be improved upon with relative ease. First, consider the effect of redefining $MWORD$ as $0..bpw - 1$ and define a new type, BM , as:

$$BM : 0..bpw - 1 \rightarrow \{0, 1\}$$

This is the characteristic function of the membership function defined for SID . In particular, if $f \in BM$ ($f : BM$), define $x \in \text{dom } f \Leftrightarrow f(x) = 1$ and $x \notin \text{dom } f \Leftrightarrow f(x) = 0$.

The following operations can be defined. Note that BM has a fixed finite domain, so it is possible to iterate over it.

$$\begin{array}{|l} \& : BM \times BM \rightarrow BM \\ \hline \forall f_1, f_2 : BM \bullet \\ \quad \exists_1 f_r : BM \mid f_r = f_1 \& f_2 \bullet \\ \quad \quad \forall i : 0..bpw - 1 \bullet \\ \quad \quad \quad f_1(i) = 1 \wedge f_2(i) = 1 \Rightarrow f_r(i) = 1 \wedge \\ \quad \quad \quad f_1(i) \neq 1 \vee f_2(i) \neq 1 \Rightarrow f_r(i) = 0 \end{array}$$

$$\begin{array}{|l} | : BM \times BM \rightarrow BM \\ \hline \forall f_1, f_2 : BM \mid f_r = f_1 | f_2 \bullet \\ \quad \exists_1 f_r : BM \bullet \\ \quad \quad \forall i : 0..bpw - 1 \bullet \\ \quad \quad \quad f_1(i) = 1 \vee f_2(i) = 1 \Rightarrow f_r(i) = 1 \wedge \\ \quad \quad \quad f_1(i) = 0 \wedge f_2(i) = 0 \Rightarrow f_r(i) = 0 \end{array}$$

$$\begin{array}{|l} \sim : BM \rightarrow BM \\ \hline \forall f_1 : BM \bullet \\ \quad \exists_1 f_r : BM \mid f_r = \sim f_1 \bullet \\ \quad \quad \forall i : 0..bpw - 1 \bullet \\ \quad \quad \quad f_1(i) = 1 \Rightarrow f_r(i) = 0 \wedge \\ \quad \quad \quad f_1(i) = 0 \Rightarrow f_r(i) = 1 \end{array}$$

$$\begin{array}{|l} \uparrow : BM \times BM \rightarrow BM \\ \hline \forall f_1, f_2 : BM \bullet \\ \quad \exists_1 f_r : BM \mid f_r = f_1 \uparrow f_2 \bullet \\ \quad \quad \forall i : 0..bpw - 1 \bullet \\ \quad \quad \quad f_1(i) = f_2(i) \Rightarrow f_r(i) = 0 \wedge \\ \quad \quad \quad f_1(i) \neq f_2(i) \Rightarrow f_r(i) = 1 \end{array}$$

In particular, it should be noted that $x \in X$ can be written as $(\{x\} \cap X) \neq \emptyset$. This is the membership test for bit maps, as a moment's thought reveals.

Lemma 2. *& represents set intersection. It is bitwise “and.”*

PROOF. Actually, quite easy given the definitions. If f_1 and f_2 are interpreted as the characteristic function of \in , the definition of \cap is readily retrieved. Given two sets, X and Y , $x \in X \cap Y \Leftrightarrow x \in X \wedge x \in Y$. \square

Lemma 3. *| represents set union. It is bitwise “or.”*

PROOF. Again, taking f_1 and f_2 to be the characteristic function of \in , the function is immediately seen to define \cup : given two sets, X and Y , $x \in X \cup Y \Leftrightarrow (x \in X) \vee (x \in Y)$; if $x \notin X \wedge x \notin Y$, it is not in $X \cup Y$. This is equivalent to an expansion of the definition of $|$. \square

Lemma 4. *~ represents set complementation. It is bitwise complement.*

PROOF. This is, again, easy to deduce. If $x \in X$, $x \notin \sim X$; if $x \notin X$, $x \in \sim X$. \square

Lemma 5. *\uparrow represents a form of set difference, specifically symmetric set difference.*

PROOF. The easiest way to view this is with a Venn diagram from which it can be deduced that $X \uparrow Y = (X \cup Y) \setminus (X \cap Y)$, or $X \uparrow Y = (X \setminus Y) \cup (Y \setminus X)$. This is the symmetric set difference operator; it is also an exclusive-or operation. \square

These operations correspond to bit operations provided by languages like C, C++ and Ada.

Note that the above construction can easily be generalised. The domain *SID* upon which this construction is based can be replaced by any arbitrary set, X , subject to the restrictions that (a) X is discrete, (b) X is bounded above and below.

With these operations in place, a bit map type can be defined for the semaphore table type.

Now let us define a new type:

$$\text{BITMAP} \hat{=} 0..msize - 1 \rightarrow \text{BM}$$

or, in expanded form:

$$\text{BITMAP} \hat{=} 0..msize = 1 \rightarrow (0..bpw - 1 \rightarrow \{0, 1\})$$

Let s be an arbitrary element of *SID* and let

$$w = s \div bpw$$

$$b = \{s \bmod bpw \mapsto 1\} \oplus (\lambda i : 0..bpw - 1 \bullet 0)$$

In the identity expression defining b , the λ expression defines a function whose domain is $0..bpw - 1$ and whose value is uniformly zero (i.e., if f is the function, $\forall x : 0..bpw - 1 \bullet ((\lambda i : 0..bpw - 1 \bullet 0)x) = 0$). The maplet $\{s \bmod bpw \mapsto 1\}$ clearly has the value at $s \bmod bpw$: viz., $\{s \bmod bpw \mapsto 1\}(s \bmod bpw) = 1$.

Therefore, the composition of these two functions has the following behaviour. Let the function $\{s \bmod bpw \mapsto 1\} \oplus (\lambda i : 0 .. bpw - 1 \bullet 0)$ be called f , then:

$$f(x) = \begin{cases} 1, & x = s \bmod bpw \\ 0, & \text{otherwise} \end{cases}$$

Now assume:

sinuse : BITMAP

We can write the following identities. Each identity is justified by one or more of the lemmata above.

$$s \in \text{semasinuse} \Leftrightarrow \text{sinuse}(w) | b$$

$$\text{semasinuse} \cup \{s\} \Leftrightarrow \text{sinuse}(w) | b$$

$$\text{semasinuse} \setminus \{s\} \Leftrightarrow (\sim \text{sinuse}(w)) \uparrow b$$

The appropriate updates are as follows:

$$\begin{aligned} \text{semasinuse}' &= \text{semasinuse} \cup \{s\} \Leftrightarrow \\ \text{sinuse} &= \text{sinuse} \oplus \{w \mapsto \text{sinuse}(w) \& b\} \end{aligned}$$

$$\begin{aligned} \text{semasinuse}' &= \text{semasinuse} \setminus \{s\} \Leftrightarrow \\ \text{sinuse} &= \text{sinuse} \oplus \{w \mapsto (\sim \text{sinuse}(w)) \uparrow b\} \end{aligned}$$

Using this new structure, it is possible to define new schemata for the semaphore table. These schemata will be given a a subscript for now (and the state schema will be similarly annotated).

SemaInUse_a $\Xi ST1_a$ $s? : SID$
$\text{sinuse}(s? \div bpw) \& ((\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s? \bmod bpw \mapsto 1\})$ $\neq ((\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s? \bmod bpw \mapsto 1\})$

FreeSID_a $\Delta ST1_a$ $s? : SID$
$\exists w : 0 .. bpw - 1; b : 0 .. bpw - 1 \rightarrow \{0, 1\} \bullet$ $w = s? \div bpw \wedge$ $b = (\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s? \bmod bpw \mapsto 1\} \wedge$ $\text{sinuse}' = \text{sinuse} \oplus \{w \mapsto ((\sim \text{sinuse}(w)) \uparrow b)\}$

Using the one-point rule twice, the predicate becomes

$$\begin{aligned}
\text{sinuse}' = & \\
& \text{sinuse} \oplus \{(s? \div \text{bpw}) \mapsto \\
& \quad ((\sim \text{sinuse}(s? \div \text{bpw})) \\
& \quad \uparrow (\lambda i : 0 \dots \text{bpw} - 1 \bullet 0) \oplus \{s? \bmod \text{bpw} \mapsto 1\})\}
\end{aligned}$$

AllocST1_a

ΔST1_a

$s! : \text{SID}$

$\exists s : \text{SID} \bullet$

$$\begin{aligned}
& (\exists w : 0 \dots \text{bpw} - 1; b : 0 \dots \text{bpw} - 1 \rightarrow \{0, 1\} \bullet \\
& \quad w = s \div \text{bpw} \wedge \\
& \quad b = (\lambda i : 0 \dots \text{bpw} - 1 \bullet 0) \oplus \{s \bmod \text{bpw} \mapsto 1\} \wedge \\
& \quad (\text{sinuse}(w) \& b) \neq b \wedge \\
& \quad \text{sinuse}' = \text{sinuse} \oplus \{w \mapsto (\text{sinuse}(w) | b)\} \wedge \\
& \quad s! = s)
\end{aligned}$$

$$\begin{aligned}
\exists w : 0 \dots \text{bpw} - 1; b, b_v : 0 \dots \text{bpw} - 1 \rightarrow \{0, 1\} \bullet \\
w = s! \div \text{bpw} \wedge \\
b_v = \{s! \bmod \text{bpw} \mapsto 1\} \wedge \\
b = (\lambda i : 0 \dots \text{bpw} - 1 \bullet 0) \oplus b_v \wedge \\
(\text{sinuse}(w) \& b) \neq b \wedge \\
\text{sinuse}' = \text{sinuse} \oplus \{w \mapsto (\text{sinuse}(w) | b)\} \wedge \\
s! = w + b_v
\end{aligned}$$

where $+$ is integer addition. The last line is justified by the observation that if $b = s \bmod \text{bpw}$ and $w = s \div \text{bpw}$ then $w \times b = s$. This predicate can be further simplified:

$$\begin{aligned}
& \text{sinuse}(s? \div \text{bpw}) \& (\lambda i : 0 \dots \text{bpw} - 1 \bullet 0) \oplus \{s? \bmod \text{bpw} \mapsto 1\} \\
& \neq (\lambda i : 0 \dots \text{bpw} - 1 \bullet 0) \oplus \{s? \bmod \text{bpw} \mapsto 1\} \\
\text{sinuse}' = & \\
& \text{sinuse} \oplus \{(s? \div \text{bpw}) \mapsto \text{sinuse}(s? \div \text{bpw}) | \\
& \quad (\lambda i : 0 \dots \text{bpw} - 1 \bullet 0) \oplus \{s? \bmod \text{bpw} \mapsto 1\}\} \\
s! = & (s? \div \text{bpw}) \times (s? \bmod \text{bpw})
\end{aligned}$$

The argument preceding the definition of these schemata amounts to their refinement proof.

The specification at this level can therefore be completed as follows.

$\text{SID} == \text{minsid} \dots \text{maxsid}$

$\text{minsid}, \text{maxsid} : \mathbb{N}_1$

$\text{minsid} < \text{maxsid}$

| $m\text{size} : \mathbb{N}_1$

| $b\text{pw} : \mathbb{N}_1$

The semaphore table is now defined by the following schema:

$ST1$

$semas1 : SID \rightarrow SEMAPHORE$

$sinuse : BITMAP$

The initialisation operation is given by the next schema.

$ST1Init$

$ST1'$

$\forall w : 0 \dots m\text{size} - 1 \bullet$
 $\quad \forall b : 0 \dots b\text{pw} - 1 \rightarrow \{0, 1\} \bullet$
 $\quad \quad \quad sinuse'(w)(b) = 0$

The next schema defines the operation to initialise a semaphore once its identifier, $s?$, has been allocated.

$InitSema1$

$\Delta ST1$

$s? : SID$

$semas1' = semas1 \oplus \{s? \mapsto \theta SEMAPHOREInit\}$

The deallocation operation is given by

$FreeSID1 \hat{=} FreeSID_a$

and the allocation operation by

$AllocSID1 \hat{=} AllocST1_a$

The operation to allocate a new semaphore identifier and to initialise the semaphore is defined as

$AllocSema1 \hat{=}$

$(AllocSID1 \wedge InitSema[s!/s?] \wedge SysOk)$

$\vee NoFreeSema$

The operation that performs the required checks when freeing a semaphore is the following

$ReleaseSema1 \hat{=}$

$(SemaInUse1 \wedge FreeSID1 \wedge SysOk) \vee NotAllocSema$

We now define the abstraction relation

$AbsST1$ <hr/> $SEMATBL$ $ST1$ <hr/> $\forall s : SID \bullet$ $s \in semasinuse \Leftrightarrow semas(s) = semas1(s)$ $\forall s : SID \bullet$ $s \in semasinuse \Leftrightarrow$ $(\exists w : 0 .. msize - 1; b : 0 .. bpw - 1 \rightarrow \{0, 1\} \bullet$ $sinuse(w)(b) = 1)$

Theorem 40. $\forall SEMATBL'; ST1' \bullet SEMATBLInit \wedge AbsST1 \Rightarrow ST1Init$

PROOF. The predicate of $SEMATBLInit$ is $semasinuse' = \emptyset$. By the abstraction relation,

$$\begin{aligned} \forall s : SID \bullet \\ s \notin semasinuse &\Leftrightarrow \\ \neg(\exists w : 0 .. msize - 1; b : 0 .. bpw - 1 \rightarrow \{0, 1\} \bullet \\ sinuse(w)(b) = 1) \end{aligned}$$

The predicate of $ST1Init$ is

$$\begin{aligned} \forall w : 0 .. msize - 1; b : 0 .. bpw - 1 \rightarrow \{0, 1\} \bullet \\ sinuse(w)(b) = 0 \end{aligned}$$

By predicate calculus $(\neg \exists x \bullet P(x) \Leftrightarrow \neg \neg \forall x \bullet \neg P(x) \Leftrightarrow \forall x \bullet \neg P(x))$ the two are equivalent. \square

Theorem 41.

$$\begin{aligned} \forall SEMATBL; ST1 \bullet \\ pre AllocSema \wedge AbsST1 \Rightarrow pre AllocSema1 \end{aligned}$$

PROOF. The two preconditions are

$$pre AllocSema \hat{=} s \notin semasinuse$$

and

$$pre AllocSema1 \hat{=} sinuse(s \div bpw)(s \bmod bpw) = 0$$

First note that

$$((\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\})(x) = \begin{cases} 1, & x = s \\ 0, & \text{otherwise} \end{cases}$$

By the definition of $\&$, it is evident that

$$\begin{aligned} & \text{sinuse}(s \div bpw) \& (\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\} \\ & \neq (\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\} \end{aligned}$$

when $\text{sinuse}(s \div bpw)(b \bmod bpw) = 0$. By the above defintiiions, this is equivalent to $s \notin \text{semasinuse}$. \square

Theorem 42.

$$\begin{aligned} & \forall \text{SEMATBL}; \text{SEMATBL}'; \text{ST1}; \text{ST1}'; s! : \text{SID} \bullet \\ & \quad \text{pre AllocSema} \wedge \\ & \quad \quad \text{AbsST1} \wedge \\ & \quad \quad \text{AbsST1}' \wedge \\ & \quad \quad \text{AllocSema1} \\ & \Rightarrow \text{AllocSema} \end{aligned}$$

PROOF. The important part of predicate of *AllocSema1* is

$$\text{sinuse}' = \text{sinuse} \oplus \{w \mapsto (\text{sinuse}(w) \mid b)\}$$

where $w = s \div bpw$ and $b = s \bmod bpw$. Expanding the right-hand side, the following is obtained

$$\begin{aligned} & \text{sinuse}' \\ & = \text{sinuse} \oplus \\ & \quad \{w \mapsto (\text{sinuse}(s \div bpw) \\ & \quad \quad | (\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\})\} \end{aligned}$$

It should be noted that $((\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\})(x) = 1$ if $x = s \bmod bpw$, so $\text{sinuse}(w)(b) = 1$ iff $s = w + b$. From this, it can be inferred that $\text{sinuse}'(w)(b) = 1$, i.e., $s? \in \text{semasinuse}'$ by the abstraction relation. \square

Theorem 43. $\forall \text{SEMATBL}; \text{ST1}; s? : \text{SID} \bullet \text{pre ReleaseSema} \wedge \text{AbsST1} \Rightarrow \text{pre ReleaseSema1}$.

PROOF. In this case, we have

$$\begin{aligned} & \text{sinuse}(s? \div bpw) \& (\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s? \bmod bpw \mapsto 1\} \\ & = (\lambda i : 0 .. bpw - 1 \bullet 0) \oplus \{s? \bmod bpw \mapsto 1\} \end{aligned}$$

For this to be true, $\text{sinuse}(s? \div bpw)(s? \bmod bpw) = 1$, so $s \in \text{semasinuse}$ by the abstraction relation. \square

Theorem 44.

$$\begin{aligned} & \forall \text{SEMATBL}; \text{SEMATBL}'; \text{ST1}; \text{ST1}'; s? : \text{SID}; \text{serr!} : \text{SYSERR} \bullet \\ & \quad \text{pre ReleaseSema} \wedge \\ & \quad \quad \text{AbsST1} \wedge \\ & \quad \quad \text{AbsST1}' \wedge \\ & \quad \quad \text{ReleaseSema1} \\ & \Rightarrow \text{ReleaseSema} \end{aligned}$$

PROOF. This is the dual of *AllocSema*.

Let $w = s? \div bpw$ and $v = s? \bmod bpw$.

The interesting part is $w \mapsto (\sim \text{sinuse}(w)) \uparrow b$. By the definition of \sim , and thinking pointwise,

$$\sim \text{sinuse}(w)(v) = \begin{cases} 0, & \text{sinuse}(w)(v) = 1, \\ 1, & \text{otherwise} \end{cases}$$

That is, \sim complements $\text{sinuse}(w)$'s elements.

Now, let $b = (\lambda i : 0 \dots bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\}$, noting that $((\lambda i : 0 \dots bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\})(s \bmod bpw) = 1$, it should be clear that

$$\begin{aligned} \sim \text{sinuse}(w) \uparrow (\lambda i : 0 \dots bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\} \\ = \begin{cases} 0, & \text{if } \sim \text{sinuse}(w)(s \bmod bpw) = 1 \\ 1, & \text{otherwise} \end{cases} \end{aligned}$$

Therefore, if $\text{sinuse}(w)(v) = 1$, $\text{sinuse}'(w)(v) = 0$ for the important part of the predicate of *ReleaseSema1* is

$$\text{sinuse}' = \text{sinuse} \oplus \{w \mapsto ((\sim \text{sinuse}(w)) \uparrow b)\}$$

Writing out the interesting part, we have

$$\begin{aligned} \sim \text{sinuse}(w) \uparrow (\lambda i : 0 \dots bpw - 1 \bullet 0) \oplus \{s \bmod bpw \mapsto 1\} \\ = \begin{cases} 0, & \text{if } \sim \text{sinuse}(w)(s \bmod bpw) = 1 \\ 1, & \text{otherwise} \end{cases} \end{aligned}$$

By *AbsST1'*,

$$\begin{aligned} \forall s : SID \bullet \\ s \in \text{semasinuse}' \Leftrightarrow \\ (\exists w : 0 \dots msize - 1; b : 0 \dots bpw - 1 \rightarrow \{0, 1\} \bullet \\ \text{sinuse}'(w)(b) = 1) \end{aligned}$$

it can be seen that the above expression is equivalent to $\text{semasinuse} \setminus \{s?\}$ which is equivalent, by *FreeSID_a*'s predicate, to $\text{semasinuse}'$. \square

The schemata derived in this subsection can now be translated into executable code. The code will employ a bitmask to represent those slots in the table that are in use.

3.9 Synchronous Messages

This section is concerned with the specification and refinement of the synchronous message-passing subsystem in the kernel. Message passing is used as the primary means for processes to exchange information while using semaphores as a synchronisation mechanism.

3.9.1 Preliminaries

First, a few definitions are required. In particular, it is necessary to define a type to represent the data held by messages. The type representing messages, MSG , was defined at the start of this chapter, as was the constant $nullmsg$.

[$MDATA$]

Using this new type, the type of messages, MSG , can be defined.

$$MSG \hat{=} PID \times PID \times MDATA$$

In addition, a constructor function is useful, so one is defined

$mkmsg : PID \times PID \times MDATA$
$\forall s, t : PID; d : MDATA \bullet$
$mkmsg(s, t, d) = (s, (t, d))$

Furthermore, some functions to access the components of a message are needed. In particular, functions to access the sender's and destination's identifiers is required; a function to return the data held in a message is required.

$msgsrc, msgdest : MSG \rightarrow PID$
$msgdata : MSG \rightarrow MDATA$
$\forall m : MSG \bullet$
$msgsrc(m) = fst\ m$
$msgdest(m) = fst(snd\ m)$
$msgdata(m) = snd^2\ m$

Just to make schema definition and manipulation a little easier, the following schema is defined. It just creates a new message and returns it as m .

$MakeMessage$
$sndr?, dest? : PID$
$payload? : MDATA$
$m : MSG$
$m = mkmsg(sndr?, dest?, payload?)$

The error schemata now follow. The names for these schemata are intended to be suggestive as to their functions.

$AlreadyHasMsg$
$serr! : SYSERR$
$serr! = procalreadyhasmsg$

DestinationNotReceiving

serr! : *SYSERR*

serr! = *destinationnotrcving*

BadDestination

serr! : *SYSERR*

serr! = *badmsgdestination*

NullMsgValue

serr! : *SYSERR*

serr! = *nomsg*

The two following operations are added to *PTAB*:

SourceExists

$\exists PTAB$

src? : *PID*

src? \in *used*

and

DestinationExists

$\exists PTAB$

dest? : *PID*

dest? \in *used*

3.9.2 Top Level

The top-level specification can now be started.

The process table, *PTAB*, is also extended by the addition of a new state variable:

$PTAB$ \vdots $msg : PID \mapsto MSG$ \vdots
\vdots $\text{dom } msg = \text{dom } prio$

The mapping, msg , maps process identifiers to messages, including, of course, the $nullmsg$. Each process maps to exactly one message. The idea is that each process should have at most one message available to it at any one time.

The initialisation schema is implicit and can be inferred from that of $PTAB$.

$GotSynchMsg$ $\exists PTAB$ $p? : PID$
$msg(p?) \neq nullmsg$

A sending process can send a message (attach it to the msg slot) only when the destination has no message in msg . In other words, if d is the destination, then a sender, s , can tell that d can be passed a message when $msg(d) = nullmsg$. This justifies the definition

$$CanSendSynchMsg \hat{=} \neg GotSynchMsg$$

which expands into:

$\exists PTAB$ $p? : PID$
$msg(p?) = nullmsg$

The actual operation of sending a synchronous message is considered to be assigning the destination's msg to the message. In symbols:

$SendSynchMsg$ $\Delta PTAB$ $dest? : PID$ $m? : MSG$
$msg' = msg \oplus \{dest? \mapsto m?\}$

When a process receives a message, it should copy the contents of the message to some place and to set msg to $nullmsg$.

$ClrSynchMsgSlot$ $\Delta PTAB$ $p? : PID$
$msg' = msg \oplus \{p? \mapsto nullmsg\}$

Receiving proper is considered to be the act of removing the latest message from msg . The next schema puts this into symbols.

$ReceiveSMsg$ $\Xi PTAB$ $p? : PID$ $m! : MSG$
$m! = msg(p?)$

Ideally, when one process is to send a message to another, it should check the state that the destination is in. If the destination is in the $psreceiving$ state, the message can be sent. This is captured by the following definition.

$$IsDestinationReceiving \hat{=} \\ \exists st : PSTATE \mid st = psreceiving \bullet \\ ProcState[st/st!]$$

This definition expands into:

$IsDestinationReceiving$ $\Xi PTAB_S$ $p? : PID$
$state(p?) = psreceiving$

Conversely, when a process wants to receive a message, it should enter the $psreceiving$ state. The following defines this operation.

$$MakeReceiver \hat{=} \\ \exists st : PSTATE \mid st = psreceiving \bullet \\ SetProcState[st/st?]$$

The schema that results by expansion is the following.

$MakeReceiver$ $\Delta PTAB_S$ $p? : PID$
$state' = state \oplus \{p? \mapsto psreceiving\}$

Similarly, if a process wants to send a message, it should enter the *pssending* state. It might have to wait in this state before it can actually send the message.

$$\begin{aligned} \text{MakeSender} &\hat{=} \\ &\exists st : PSTATE \mid st = pssending \bullet \\ &\quad \text{SetProcState}[st/st?] \end{aligned}$$

This definition expands to form the following schema:

$\begin{aligned} &\text{MakeSender} \\ &\Delta PTAB \\ &p? : PID \end{aligned}$
$state' = state \oplus \{p? \mapsto pssending\}$

The complete operation to send a synchronous message is defined thus:

$$\begin{aligned} \text{SendASynchMsg} &\hat{=} \\ &(\text{DestinationExists} \wedge \\ &\quad ((\text{IsDestinationReceiver}[dest?/p?] \wedge \\ &\quad\quad ((\neg \text{GotSynchMsg}[dest?/p?] \wedge \\ &\quad\quad\quad \text{SendSynchMsg} \wedge \\ &\quad\quad\quad \text{MakeSender} \\ &\quad\quad\quad \text{\textcircled{;}}(\text{MakeReady}[dest?/p?] \textcircled{;} \text{SchedNext}) \wedge \\ &\quad\quad\quad \text{SysOk}) \\ &\quad\quad \vee \text{AlreadyHasMsg})) \\ &\quad \vee \text{DestinationNotReceiving})) \\ &\vee \text{BadDestination} \end{aligned}$$

The basic idea is that the destination must be a process that is currently in the system and must be in the receiving state but not have a message assigned to it by *msg*. If this is the case, the sender places the message in *msg* and sets its state to *pssending*. It then places the destination on the scheduler's ready queue and calls *SchedNext* so that a reschedule is performed. The remainder of the operations just set *serr!* appropriately, depending upon the condition being reported.

This operation contains a reschedule at its core. This will lead to an interesting argument when simplifying this definition.

We now need to expand and simplify this definition. This will be done in pieces.

The composition $(\text{MakeReady}[dest?/p?] \textcircled{;} \text{SchedNext})$ must be calculated and simplified.

$$\begin{aligned}
SchedNext \hat{=} & \\
& (IsCurrentProcessIdle \wedge \\
& \quad ((IsEmptySCHEDQ \wedge ContinueCurrent) \\
& \quad \quad \vee (SCHEDQDequeue[p/p!] \wedge SetNewCurrentProcess[p/p?] \\
& \quad \quad \quad \text{\textcircled{;}} CTXTSW) \setminus \{p\})) \\
& \vee (IsEmptySCHEDQ \wedge MakeIdleProcessCurrent \text{\textcircled{;}} CTXTSW) \\
& \vee ((\neg CurrentProcessStateIsReadyOrRunning \\
& \quad \vee QueueHdHasHigherPriority) \wedge \\
& \quad (SCHEDQHd[hpid/p!] \wedge \\
& \quad \quad SCHEDQDelHd \wedge \\
& \quad \quad \quad SetNewCurrentProcess[hpid/p?] \text{\textcircled{;}} CTXTSW) \setminus \{hpid\}) \\
& \vee ContinueCurrent
\end{aligned}$$

We know *a priori* that the current process is not idle (for otherwise, how could this call have been made?), the first disjunct can be omitted. Equally, we know that the ready queue (pq) cannot be empty if the first component of the composition $MakeReady[dest?/p?] \text{\textcircled{;}} SchedNext$ succeeds. This permits us to remove the disjunct $IsEmptySCHEDQ \wedge MakeIdleProcessCurrent$. We are left, therefore, with

$$\begin{aligned}
& \vee ((\neg CurrentProcessStateIsReadyOrRunning \\
& \quad \vee QueueHdHasHigherPriority) \wedge \\
& \quad (SCHEDQHd[hpid/p!] \wedge \\
& \quad \quad SCHEDQDelHd \wedge \\
& \quad \quad \quad SetNewCurrentProcess[hpid/p?] \text{\textcircled{;}} CTXTSW) \setminus \{hpid\}) \\
& \vee ContinueCurrent
\end{aligned}$$

The state of $curr$ is $pssending$ when $SchedNext$ is executed, so it is obvious that $\neg CurrentProcessStateIsReadyOrRunning$ is satisfied. To see this, consider

$$\begin{aligned}
& \neg CurrentProcessStateIsReadyOrRunning \\
& \Leftrightarrow state(curr) \neq psready \wedge state(curr) \neq psrunning
\end{aligned}$$

We have $state(curr) = pssending$, so, given the last equivalence, we have

$$state(curr) \neq psready \wedge state(curr) \neq psrunning \wedge state(curr) = pssending$$

which is true, so the disjunction

$$\neg CurrentProcessStateIsReadyOrRunning \vee QueueHdHasHigherPriority$$

is satisfied; this permits $MakeReady[dest?/p?] \text{\textcircled{;}} SchedNext$ to be simplified to

$$\begin{aligned}
& MakeReady[dest?/p?] \\
& \quad \text{\textcircled{;}} (SCHEDQHd[hpid/p!] \wedge \\
& \quad \quad SCHEDQDelHd \wedge SetNewCurrentProcess[hpid/p?] \text{\textcircled{;}} CTXTSW) \setminus \{hpid\}
\end{aligned}$$

Noting that $\text{\textcircled{;}} CTXTSW$ can be simplified to $\wedge CTXTSW$ because it does not affect any variables that occur in the rest of the schema, this composition now expands into

MakeReady

§

$$\begin{aligned}
 & (\exists \text{hpid} : \text{PID} \bullet \\
 & \quad \text{hpid} = \text{head sq.pq}'' \wedge \\
 & \quad \text{sq.pq}' = \text{tail sq.pq}'' \wedge \\
 & \quad \text{curr}' = \text{hpid} \wedge \text{prev}' = \text{curr} \wedge \\
 & \quad \text{CTXTSW})
 \end{aligned}$$

and the existential simplifies to

MakeReady

§

$$(\text{curr}' = \text{head sq.pq}'' \wedge \text{prev}' = \text{curr} \wedge \text{sq.pq}' = \text{tail sq.pq}'' \wedge \text{CTXTSW})$$

This composition simplifies to the following predicate:

$$\begin{aligned}
 & (\# \text{sq.pq} < \text{maxs} \wedge \\
 & \quad ((\text{sq.pq} = \langle \rangle \wedge \\
 & \quad \quad \wedge \text{curr}' = \text{dest?} \wedge \text{prev}' = \text{curr}'' \wedge \text{sq.pq}' = \langle \rangle \wedge \text{CTXTSW}) \vee \\
 & \quad \quad (\text{prio}(\text{dest?}) \leq \text{prio}(\text{head sq.pq}) \wedge \\
 & \quad \quad \quad \text{curr}' = \text{dest?} \wedge \text{prev}' = \text{curr} \wedge \text{CTXTSW}) \vee \\
 & \quad \quad (\text{prio}(\text{last sq.pq}) < \text{prio}(\text{dest?}) \\
 & \quad \quad \quad \wedge \text{curr}' = \text{head sq.pq}'' \wedge \text{prev}' = \text{curr} \wedge \\
 & \quad \quad \quad \text{sq.pq}' = (\text{tail sq.pq}) \hat{\wedge} \langle \text{dest?} \rangle \wedge \text{CTXTSW}) \vee \\
 & \quad \quad (\exists s_1, s_2 : \text{seq PID} \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\wedge} s_2 = \text{sq.pq} \bullet \\
 & \quad \quad \quad \text{prio}(\text{last } s_1) < \text{prio}(\text{dest?}) \wedge \\
 & \quad \quad \quad \text{prio}(\text{dest?}) \leq \text{prio}(\text{head } s_2) \wedge \\
 & \quad \quad \quad \text{sq.pq}' = (\text{tail } s_1) \hat{\wedge} \langle \text{dest?} \rangle \hat{\wedge} s_2)) \wedge \\
 & \quad \quad \text{state}' = \text{state} \oplus \{ \text{dest?} \mapsto \text{psready} \} \wedge \\
 & \quad \quad \text{curr}' = \text{head } s_1 \wedge \text{prev}' = \text{curr} \wedge \\
 & \quad \quad \text{CTXTSW} \wedge \\
 & \quad \quad \text{serr}' = \text{sysok}) \\
 & \vee \text{serr}' = \text{schedqfull}
 \end{aligned}$$

The complete expansion of *SendASynchMsg* is

SendASynchMsg

Δ PTAB

Δ SCHEM

dest? : PID

m? : MSG

serr! : SYSERR

$\exists \text{state}'' : \text{PID} \leftrightarrow \text{PSTATE} \bullet$

(*dest?* \in *used* \wedge

$((\text{state}(\text{dest?}) = \text{psreceiving} \wedge$

$((\text{msg}(\text{dest?}) = \text{nullmsg} \wedge$

$\text{msg}' = \text{msg} \oplus \{ \text{dest?} \mapsto \text{m?} \} \wedge$

$$\begin{aligned}
& state'' = state \oplus \{p? \mapsto pssending\} \wedge \\
& (\#sq.pq < maxs \wedge \\
& \quad ((sq.pq = \langle \rangle \wedge \\
& \quad \quad \wedge curr' = dest? \wedge prev' = curr'' \wedge sq.pq' = \langle \rangle \\
& \quad \quad \wedge CTXTSW) \vee \\
& \quad (prio(dest?) \leq prio(head sq.pq) \wedge \\
& \quad \quad curr' = dest? \wedge prev' = curr \wedge CTXTSW) \vee \\
& \quad (prio(last sq.pq) < prio(dest?) \\
& \quad \quad \wedge curr' = head sq.pq'' \wedge prev' = curr \wedge \\
& \quad \quad sq.pq' = (tail sq.pq) \hat{\ } \langle dest? \rangle \wedge CTXTSW) \\
& \vee (\exists s_1, s_2 : seq PID \mid \\
& \quad \quad s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\ } s_2 = sq.pq \bullet \\
& \quad \quad prio(last s_1) < prio(dest?) \wedge \\
& \quad \quad prio(dest?) \leq prio(head s_2) \wedge \\
& \quad \quad sq.pq' = (tail s_1) \hat{\ } \langle dest? \rangle \hat{\ } s_2)) \wedge \\
& \quad state' = state \oplus \{dest? \mapsto psready\} \wedge \\
& \quad curr' = head s_1 \wedge prev' = curr \wedge \\
& \quad CTXTSW \wedge \\
& \quad serr! = sysok) \\
& \vee serr! = schedqfull \\
& \quad serr! = sysok) \\
& \quad serr! = procalreadyhasmsg)) \\
& \quad serr! = destinationnotrcving)) \\
& \vee serr! = badmsgdestination
\end{aligned}$$

It is easy to see how this can be re-arranged as follows

SendASynchMsg

$\Delta PTAB$

$\Delta SCHED$

$dest? : PID$

$m? : MSG$

$serr! : SYSERR$

$$\begin{aligned}
& (dest? \in used \wedge \\
& \quad ((state(dest?) = psreceiving \wedge \\
& \quad \quad (smsg(dest?) = nullmsg \wedge \\
& \quad \quad \quad ((sq.pq = \langle \rangle \wedge curr' = dest? \wedge \\
& \quad \quad \quad \quad state' = state \oplus \{p? \mapsto pssending, dest? \mapsto psrunning\}) \\
& \quad \vee ((\#sq.pq < maxs \wedge \\
& \quad \quad \vee (prio(dest?) \leq prio(head sq.pq) \wedge curr' = dest? \wedge \\
& \quad \quad \quad state' = state \oplus \{p? \mapsto pssending, dest? \mapsto psrunning\}))
\end{aligned}$$

$$\begin{aligned}
& \vee (\text{prio}(\text{last } sq.pq) < \text{prio}(\text{dest?}) \wedge \\
& \quad \text{curr}' = \text{head } sq.pq \wedge \\
& \quad sq.pq' = (\text{tail } sq.pq) \hat{\wedge} \langle \text{dest?} \rangle \wedge \\
& \quad \text{state}' = \text{state} \oplus \{p? \mapsto \text{psending}, \text{dest?} \mapsto \text{psready}\}) \\
& \vee (\exists s_1, s_2 : \text{seq } PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\wedge} s_2 = sq.pq \bullet \\
& \quad \text{prio}(\text{last } s_1) < \text{prio}(\text{dest?}) \wedge \\
& \quad \text{prio}(\text{dest?}) \leq \text{prio}(\text{head } s_2) \wedge \\
& \quad sq.pq' = (\text{tail } s_1) \hat{\wedge} \langle \text{dest?} \rangle \hat{\wedge} s_2 \wedge \\
& \quad \text{curr}' = \text{head } s_1) \wedge \\
& \quad \text{prev}' = \text{curr} \wedge \\
& \quad \text{CTXTSW} \wedge \\
& \quad \text{serr}' = \text{sysok}) \\
& \vee \text{serr}' = \text{schedqfull})) \\
& \vee \text{serr}' = \text{procalreadyhasmsg})) \\
& \vee \text{serr}' = \text{destinationnotrcving})) \\
& \vee \text{ser}' = \text{badmsgdestination})
\end{aligned}$$

The precondition can now be seen to be

$$\begin{aligned}
\text{pre } \text{SendASynchMsg} & \hat{=} \\
& \text{dest?} \in \text{used} \wedge \\
& \text{state}(\text{dest?}) = \text{psreceiving}
\end{aligned}$$

However, $\text{dest?} \in \text{used}$ is an implicit precondition provided by *PTAB*'s invariant. It can, if required, be omitted.

We now turn our attention to the top-level message reception operation. First, we define a simple operation that actually receives a message.

$$\begin{aligned}
\text{RcvSynchMsg} & \hat{=} \\
& (\text{GotSynchMsg} \wedge \text{ReceiveMsg} \wedge \text{ClrSynchMsgSlot} \wedge \text{SysOk}) \\
& \vee \text{NullMsgValue}
\end{aligned}$$

The definition expands into

$$\begin{aligned}
& \text{RcvSynchMsg} \\
& \Delta \text{PTAB} \\
& p? : PID \\
& m! : MSG \\
& (\text{smsg}(p?) \neq \text{nullmsg} \wedge \\
& \quad m! = \text{smsg}(p?) \wedge \\
& \quad \text{smsg}' = \text{smsg} \oplus \{p? \mapsto \text{nullmsg}\} \wedge \\
& \quad \text{serr}' = \text{sysok}) \\
& \vee m! = \text{nullmsg}
\end{aligned}$$

Next, the full top-level operation is defined. This operation, like the send-message operation, includes a reschedule. The presence of the reschedule (i.e., the *SchedNext* schema) complicates the expansion of the operation, just as it did for the send-message operation.

$$\begin{aligned}
 \text{ReceiveSynchMsg} &\hat{=} \\
 &\text{MakeReceiver} \\
 &\quad \textcircled{\text{g}} \text{SchedNext} \\
 &\quad \textcircled{\text{g}} (\text{RcvSynchMsg} \wedge \\
 &\quad \quad ((\text{IsSysOk} \wedge \\
 &\quad \quad \quad (\exists s : \text{PID} \mid s = \text{msgsrc}(m!) \bullet \\
 &\quad \quad \quad \quad \text{MakeReady}[s/p?]) \wedge \\
 &\quad \quad \quad \quad \text{SysOk}) \\
 &\quad \quad \vee \text{NullMsgValue})
 \end{aligned}$$

The definition expands into

$$\begin{array}{l}
 \text{ReceiveSynchMsg} \\
 \hline
 \Delta \text{SCHEd} \\
 \Delta \text{PTAB} \\
 m! : \text{MSG} \\
 serr! : \text{SYSERR} \\
 \hline
 \exists \text{state}'' : \text{PID} \leftrightarrow \text{PSTATE}; \text{sq.pq}'' : \text{seq PID} \bullet \\
 \text{state}'' = \text{state} \oplus \{p? \mapsto \text{psreceiving}\} \\
 \textcircled{\text{g}} \\
 (\text{curr} = \text{iprc} \wedge \\
 \quad ((\text{sq.pq}'' = \langle \rangle \wedge \text{curr}' = \text{curr} \wedge \text{prev}' = \text{prev}) \\
 \quad \quad \vee (\text{curr}' = \text{head sq.pq} \wedge \text{prev}' = \text{curr} \textcircled{\text{g}} \text{CTXTSW}))) \\
 \vee (\text{sq.pq} = \langle \rangle \wedge \text{prev}' = \text{curr} \wedge \text{curr}' = \text{iprc} \textcircled{\text{g}} \text{CTXTSW}) \\
 \vee ((\text{state}(\text{curr}) \neq \text{psready} \wedge \text{state}(\text{curr}) \neq \text{psrunning} \\
 \quad \quad \vee \text{prio}(\text{head sq.pq}) < \text{prio}(\text{curr})) \wedge \\
 \quad \quad \text{sq.pq}'' = \text{tail sq.pq} \wedge \\
 \quad \quad \text{curr}' = \text{head sq.pq} \wedge \\
 \quad \quad \text{prev}' = \text{curr} \\
 \quad \quad \textcircled{\text{g}} \text{CTXTSW}) \\
 \vee (\text{curr}' = \text{curr} \wedge \text{prev}' = \text{prev}) \textcircled{\text{g}} \\
 ((\text{msg}(p?) \neq \text{nullmsg} \wedge \\
 \quad \quad m! = \text{msg}(p?) \wedge \\
 \quad \quad \text{msg}' = \text{msg} \oplus \{p? \mapsto \text{nullmsg}\} \wedge \\
 \quad \quad \text{serr}' = \text{sysok}) \\
 \vee (m! = \text{nullmsg} \wedge \text{serr}' = \text{nomsg}))
 \end{array}$$

$$\begin{aligned}
& \wedge serr! = sysok \\
& \wedge \exists s : PID \mid s = msgsrc(m!) \bullet \\
& \quad state' = state'' \oplus \{s \mapsto psready\} \wedge \\
& \quad (\#sq.pq < maxs \wedge \\
& \quad \quad ((sq.pq'' = \langle \rangle \wedge sq.pq' = \langle s \rangle) \vee \\
& \quad \quad \quad (prio(s) \leq prio(head sq.pq'') \wedge sq.pq' = \langle s \rangle \wedge sq.pq'' \vee \\
& \quad \quad \quad (prio(last sq.pq'') < prio(s) \wedge sq.pq' = sq.pq'' \wedge \langle s \rangle) \vee \\
& \quad \quad \quad (\exists s_1, s_2 : seq PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \wedge s_2 = sq.pq'' \bullet \\
& \quad \quad \quad \quad prio(last s_1) < prio(s) \wedge \\
& \quad \quad \quad \quad prio(s) \leq prio(head s_2) \wedge \\
& \quad \quad \quad \quad sq.pq' = s_1 \wedge \langle s \rangle \wedge s_2)) \wedge \\
& \quad \quad \quad serr! = sysok) \\
& \quad \vee serr! = schedqfull \\
& \wedge serr! = sysok \vee serr! = nomsg
\end{aligned}$$

We now turn to the simplification of this schema.

It should be clear that the caller, $p?$, is always the current process, $curr$, so $curr = p?$. It is also clear that $state(curr) = psrunning$. However, it is not known *a priori* whether the scheduler's ready queue is empty or not. Given that the predicate can be written as

$$\begin{aligned}
& state'' = state \oplus \{p? \mapsto psreceiving\} \\
& \S SchedNext \\
& \S ((smsg(p?) \neq nullmsg \wedge \\
& \quad m! = smsg(p?) \wedge \\
& \quad smsg' = smsg \oplus \{p? \mapsto nullmsg\} \wedge \\
& \quad serr! = sysok) \\
& \vee serr! = nomsg \wedge m! = nullmsg) \\
& \wedge ((serr! = sysok \wedge \\
& \quad (\exists s : PID \mid s = msgsrc(p?) \bullet MakeReady[s/p?]) \wedge \\
& \quad \quad serr! = sysok) \\
& \vee serr! = nomsg)
\end{aligned}$$

Since it is known that the current process is not the idle process, the first disjunct of *SchedNext* can be omitted, leaving

$$\begin{aligned}
& (IsEmptySCHEDQ \wedge MakeIdleProcessCurrent \S CTXTSW) \\
& \vee ((\neg CurrentProcessStateIsReadyOrRunning \\
& \quad \vee QueueHdHasHigherPriority) \wedge \\
& \quad (SCHEDQHd[hpid/p!] \wedge \\
& \quad \quad SCHEDQDelHd \wedge \\
& \quad \quad SetNewCurrentProcess[hpid/p?] \\
& \quad \quad \S CTXTSW) \setminus \{hpid\}) \\
& \vee ContinueCurrent
\end{aligned}$$

When the message-receiving operation is called, the state of *curr* must be *psrunning* and *CurrentProcessStateIsReadyOrRunning* is defined as

$$state(curr) = psready \vee state(curr) = psrunning$$

so $\neg CurrentProcessStateIsReadyOrRunning$ is

$$state(curr) \neq psready \wedge state(curr) \neq psrunning$$

so the current process' state satisfies this condition, so the remaining guard need not be attempted.

The predicate of *SchedNext* can now be simplified to

$$\begin{aligned} & (IsEmptySCHDQ \wedge MakeIdleProcessCurrent \text{ ; } CTXTSW) \\ & \vee (SCHDQHd[hpId/p!] \wedge \\ & \quad SCHDQDelHd \wedge \\ & \quad SetNewCurrentProcess[hpId/p?] \text{ ; } CTXTSW) \setminus \{hpId\} \end{aligned}$$

It can be further simplified: the update of *prev* can be factored out using $(p \wedge q) \vee (r \wedge q) \Rightarrow (p \vee r) \wedge q$ to yield

$$\begin{aligned} & (((sq.pq = \langle \rangle \wedge curr' = iprc) \\ & \quad \vee (sq.pq'' = tail\ sq.pq \wedge \\ & \quad \quad curr'' = head\ pq)) \wedge \\ & \quad prev'' = curr \wedge \\ & \quad CTXTSW) \end{aligned}$$

The sequential composition of *CTXTSW* can be reduced to conjunction, as noted many times above, and can also be moved to the end. The movement can be justified by the same theorem as above. Note that this predicate is part of a sequential composition, so its after-state must be doubly primed.

The existential $\exists s : PID \mid s = msgsrc(m!) \bullet MakeReady[s/p?]$ simplifies as follows. First, the existential formula expands into the following. (It must be remembered that the before state of this schema is the intermediate state of a sequential composition.)

$\frac{MakeReady[s/p?]}{\Delta PRIOQ}$ <p><i>p?</i> : PID <i>serr!</i> : SYSERR</p> <hr style="border: 0.5px solid black;"/> $\begin{aligned} & state' = state \oplus \{s \mapsto psready\} \\ & (\#sq.pq'' < maxs \wedge \\ & \quad ((sq.pq'' = \langle \rangle \wedge sq.pq' = \langle s \rangle) \vee \\ & \quad \quad (prio(s) \leq prio(head\ sq.pq'') \wedge sq.pq' = \langle s \rangle \frown sq.pq'')) \vee \\ & \quad \quad (prio(last\ sq.pq'') < prio(s) \wedge sq.pq' = sq.pq'' \frown \langle s \rangle) \vee \\ & \quad \quad (\exists s_1, s_2 : seq\ PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \frown s_2 = sq.pq'' \bullet \\ & \quad \quad \quad prio(last\ s_1) < prio(s) \wedge \\ & \quad \quad \quad prio(s) \leq prio(head\ s_2) \wedge \end{aligned}$
--

$$\begin{aligned}
& sq.pq' = s_1 \hat{\ } \langle s \rangle \hat{\ } s_2) \wedge \\
& serr! = sysok) \\
\vee serr! = schedqfull
\end{aligned}$$

Using the one-point rule to substitute $msgsrc(m!)$ for s , the predicate becomes

$$\begin{aligned}
state' &= state \oplus \{msgsrc(m!) \mapsto psready\} \\
(\#sq.pq'' < maxs \wedge \\
& ((sq.pq'' = \langle \rangle \wedge sq.pq' = \langle msgsrc(m!) \rangle) \vee \\
& (prio(msgsrc(m!)) \leq prio(head sq.pq'')) \wedge \\
& sq.pq' = \langle msgsrc(m!) \rangle \hat{\ } sq.pq'') \vee \\
& (prio(last sq.pq'') < prio(msgsrc(m!)) \wedge \\
& sq.pq' = sq.pq'' \hat{\ } \langle msgsrc(m!) \rangle)) \\
\vee (\exists s_1, s_2 : seq PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\ } s_2 = sq.pq'' \bullet \\
& prio(last s_1) < prio(msgsrc(m!)) \wedge \\
& prio(msgsrc(m!)) \leq prio(head s_2) \wedge \\
& sq.pq' = s_1 \hat{\ } \langle msgsrc(m!) \rangle \hat{\ } s_2) \wedge \\
& serr! = sysok) \\
\vee serr! = schedqfull
\end{aligned}$$

The *ReceiveSynchMsg* operation can now be considerably simplified. This yields the following schema:

$$\begin{array}{l}
\textit{ReceiveSynchMsg} \\
\hline
\Delta SCHED \\
\Delta PTAB \\
m! : MSG \\
serr! : SYSERR \\
\hline
((smsg(curr) \neq nullmsg \wedge \\
m! = smsg(curr) \wedge \\
smsg' = smsg \oplus \{curr \mapsto nullmsg\} \wedge \\
state' = (state \oplus \{curr \mapsto psreceiving\}) \oplus \{msgsrc(m!) \mapsto psready\} \wedge \\
((sq.pq = \langle \rangle \wedge curr' = iprc \wedge sq.pq' = \langle msgsrc(m!) \rangle) \wedge CTXTSW) \\
\vee [(\#sq.pq \leq maxs \wedge \\
(curr' = head sq.pq \wedge \\
prev' = curr \wedge \\
((prio(msgsrc(m!)) \leq prio(head tail sq.pq) \wedge \\
sq.pq' = \langle msgsrc(m!) \rangle \hat{\ } tail sq.pq) \\
\vee (prio(last sq.pq) < prio(msgsrc(m!)) \wedge \\
sq.pq' = tail sq.pq \hat{\ } \langle msgsrc(m!) \rangle)) \\
\vee (\exists s_1, s_2 : seq PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\ } s_2 = sq.pq \bullet \\
prio(last s_1) < prio(msgsrc(m!)) \wedge \\
prio(msgsrc(m!)) \leq prio(head s_2) \wedge \\
s_1 \hat{\ } \langle msgsrc(m!) \rangle \hat{\ } s_2 = sq.pq') \wedge
\end{array}$$

$$\begin{array}{l}
CTXTSW \wedge \\
serr! = sysok)) \\
\vee serr! = schedqfull)) \\
\vee serr! = nomsg
\end{array}$$

The precondition is immediately

$$\begin{array}{l}
\text{pre } ReceiveSynchMsg \hat{=} \\
smsg(p?) \neq nullmsg
\end{array}$$

To justify this, it is noted that the first disjunct simplifies to $smsg(curr) \neq nullmsg$. Similarly, $sq.sq.pq = \langle \rangle \wedge curr' = iprc \wedge sq.pq' = \langle msgsrc(m!) \rangle \wedge CTXTSW$ simplifies to $sq.sq.pq = \langle \rangle \wedge true \wedge true \wedge intno' = context_switch$, so it finally reduces to $sq.sq.pq = \langle \rangle$. Given this, the remainder of the simplification is as follows:

$$\begin{array}{l}
smsg(p?) \neq nullmsg \wedge sq.pq = \langle \rangle \\
\vee (\#sq.pq \leq maxs \wedge \\
\quad (prio(msgsrc(m!)) \leq prio(head\ tail\ sq.pq) \\
\quad \vee prio(last\ sq.pq) < prio(msgsrc(m!)) \\
\quad \vee (\exists s_1, s_2 : seq\ PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\ } s_2 = sq.pq \bullet \\
\quad \quad prio(last\ s_1) < prio(msgsrc(m!)) \wedge \\
\quad \quad prio(msgsrc(m!)) \leq prio(head\ s_2))))
\end{array}$$

Now, from

$$\begin{array}{l}
(prio(msgsrc(m!)) \leq prio(head\ tail\ sq.pq) \\
\vee (prio(last\ sq.pq) < prio(msgsrc(m!))) \\
\vee (\exists s_1, s_2 : seq\ PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\ } s_2 = sq.pq \bullet \\
\quad prio(last\ s_1) < prio(msgsrc(m!)) \wedge \\
\quad prio(msgsrc(m!)) \leq prio(head\ s_2)
\end{array}$$

it can be inferred that $prio(msgsrc(m!)) \in PPRIO$. This is true, so all that remains is

$$smsg(p?) \neq nullmsg \wedge sq.pq = \langle \rangle \vee \#sq.pq \leq maxs$$

The disjunction $sq.pq = \langle \rangle \wedge \#sq.pq \leq maxs$ imply $sq.pq = \langle \rangle \vee sq.pq \neq \langle \rangle$, so we are left with $smsg(p?) \neq nullmsg$, which is our precondition.

3.9.3 Refinement One

This is the first of two refinements. It is concerned with the refinement of the scheduler's structures and the process table. The second refinement concerns the refinement of *PTAB1* to *PTAB2*.

In a sense, all refinements are trivial because, once more, the abstraction relation is a set of identities. Furthermore, the operations in this section are defined in terms of promotions that are embedded in operations over $PTAB$. However, we present the refinement (making use of promotion and of the existing refinements of $PTAB$) just to convince ourselves that the refinement really does work and in an attempt to convince the reader of the correctness of the development.

The contents of this subsection mirror that of the last. For this reason, we will not comment as much.

$\text{DestinationExists1}$

$\Xi PTAB1$

$dest? : PID$

$dest? \notin \text{dom } freech$

$\text{MakeReceiver1} \hat{=}$

$\exists st : PSTATE \mid st = psreceiving \bullet$
 $\text{SetProcState1}[st/st?]$

$\text{MakeSender1} \hat{=}$

$\exists st : PSTATE \mid st = pssending \bullet$
 $\text{SetProcState1}[st/st?]$

$\text{IsDestinationReceiving1}$

$\Xi PTAB1$

$p? : PID$

$state1(p?) = psreceiving$

GotSynchMsg1

$\Xi PTAB1$

$p? : PID$

$smsg1(p?) \neq nullmsg$

ClrSynchMsgSlot1

$\Delta PTAB1$

$p? : PID$

$smsg1' = smsg1 \oplus \{p? \mapsto nullmsg\}$

Partly out of interest and partly to see whether any simplifications can be performed (which they can), the major operations are fully expanded (and simplified). However, as noted above, there is little that can usefully be done in the refinement process for reasons given above.

$$\begin{aligned}
SendASynchMsg1 &\hat{=} \\
&(DestinationExists1 \wedge \\
&\quad ((IsDestinationReceiver1[dest?/p?] \wedge \\
&\quad\quad (\neg GotSynchMsg1[dest?/p?] \wedge \\
&\quad\quad\quad SendSynchMsg1 \wedge \\
&\quad\quad\quad MakeSender1 \\
&\quad\quad\quad \S(MakeReady[dest?/p?] \S SchedNext) \wedge \\
&\quad\quad\quad SysOk) \\
&\quad\quad \vee AlreadyHasMsg)) \\
&\quad \vee DestinationNotReceiving)) \\
&\vee BadDestination
\end{aligned}$$

Immediately, we are in a position to prove the following theorems. The proofs are quite straightforward but are omitted because of their length.

Theorem 45.

$$\begin{aligned}
&\forall PTAB; PTAB1; SCHED; dest? : PID; m? : MSG \bullet \\
&\quad pre SendASynchMsg \wedge AbsPTAB1 \Rightarrow pre SendASynchMsg1
\end{aligned}$$

PROOF. Omitted. \square

Theorem 46.

$$\begin{aligned}
&\forall PTAB; PTAB'; PTAB1; PTAB1'; SCHED; \\
&\quad dest? : PID; m? : MSG; serr! : SYSERR \bullet \\
&\quad pre SendASynchMsg \\
&\quad\quad \wedge AbsPTAB1 \\
&\quad\quad \wedge AbsPRIOQ1 \\
&\quad\quad \wedge SendASynchMsg1 \\
&\quad \Rightarrow SendASynchMsg1
\end{aligned}$$

PROOF. Omitted. \square

The first-level refinement of the receive operation is defined as:

$$\begin{aligned}
ReceiveSynchMsg &\hat{=} \\
&MakeReceiver1 \\
&\quad \S SchedNext \\
&\quad \S (RcvSynchMsg1 \wedge \\
&\quad\quad ((IsSysOk \wedge \\
&\quad\quad\quad (\exists s : PID \mid s = msgsrc(m!) \bullet \\
&\quad\quad\quad\quad MakeReady[s/p?]) \wedge \\
&\quad\quad\quad SysOk) \\
&\quad\quad \vee NullMsgValue)
\end{aligned}$$

3.9.4 Refinement Two

The second-level refinements can be derived with ease.

$$\begin{aligned}
 \text{SendASynchMsg2} &\hat{=} \\
 &(\text{DestinationExists2} \wedge \\
 &\quad ((\text{IsDestinationReceiver2}[dest?/p?] \wedge \\
 &\quad\quad (\neg \text{GotSynchMsg1}[dest?/p?] \wedge \\
 &\quad\quad\quad \text{SendSynchMsg1} \wedge \\
 &\quad\quad\quad \text{MakeSender2} \\
 &\quad\quad\quad \wp(\text{MakeReady}[dest?/p?] \wp \text{SchedNext}) \wedge \\
 &\quad\quad\quad \text{SysOk}) \\
 &\quad\quad \vee \text{AlreadyHasMsg})) \\
 &\quad \vee \text{DestinationNotReceiving})) \\
 &\vee \text{BadDestination}
 \end{aligned}$$

and

$$\begin{aligned}
 \text{ReceiveSynchMsg2} &\hat{=} \\
 &\text{MakeReceiver2} \\
 &\quad \wp \text{SchedNext} \\
 &\quad \wp(\text{RcvSynchMsg2} \wedge \\
 &\quad\quad ((\text{IsSysOk} \wedge \\
 &\quad\quad\quad (\exists s : \text{PID} \mid s = \text{msgsrc}(m!) \bullet \\
 &\quad\quad\quad\quad \text{MakeReady}[s/p?]) \wedge \\
 &\quad\quad\quad \text{SysOk}) \\
 &\quad\quad \vee \text{NullMsgValue}))
 \end{aligned}$$

Although it is not entirely clear from the schemata in this section, the constructs derived here can now be translated directly into executable code. The reason that matters are not clear is that the operations are defined in terms of a mixture of existing schemata (e.g., the scheduler and the process table) and new ones. However, the claim that an implementation is the next step can be readily verified.

3.10 The Clock

This section contains the specification of the real-time clock. The clock is used by processes to determine the current time. It is also used to determine how long processes have slept and when to wake them.

The time between clock ticks is denoted by the following constant

$$| \text{ticklength} : \text{TIME}$$

On some machines, this will be 100ms, on others it will be another value.

The error schema is the following. It denotes the fact that a process is requesting a 0 sleep time.

<i>SleepTooShort</i>
<i>err!</i> : <i>SYSEERR</i>
<i>err!</i> = <i>sleeptimetooshort</i>

This is the basic clock. It just contains the time since the system was booted in multiples of *ticklength* seconds.

<i>TIMESINCEBOOT</i>
<i>tnow</i> : <i>TIME</i>

Clearly, when the system starts, the time is 0.

<i>TIMESINCEBOOT</i> <i>Init</i>
<i>TIMESINCEBOOT'</i>
<i>tnow'</i> = 0

The clock is updated every time the hardware clock interrupts the processor. The hardware clock interrupts every *ticklength* seconds, so on every interrupt, the software clock is updated as follows.

<i>UpdateTIMESINCEBOOT</i>
Δ <i>TIMESINCEBOOT</i>
<i>tnow'</i> = <i>tnow</i> + <i>ticklength</i>

To find out what the current time is, the following schema is used:

<i>TimeNow</i>
Ξ <i>TIMESINCEBOOT</i>
<i>tn!</i> : <i>TIME</i>
<i>tn!</i> = <i>tnow</i>

| *tickspersec* : \mathbb{N}

Unfortunately, people want the time in seconds, minutes and hours. The following schema defines the variables used to record the time in human-oriented units.

<i>CLOCKTIME</i>
<i>secs</i> , <i>mins</i> , <i>hrs</i> : <i>TIME</i>
$0 \leq \textit{secs} < 60$
$0 \leq \textit{mins} < 60$

Note that the invariant merely states the moduli for seconds and minutes. We consider it unnecessary to include days; they could be added, should the reader wish.

The clock time is initialised in the obvious manner.

<i>CLOCKTIME</i> init
<i>CLOCKTIME</i> '
$secs' = 0$
$mins' = 0$
$hrs' = 0$

On every hardware interrupt, the time since boot is incremented. At the same time, the human-readable time is also updated when there have been enough interrupts since the last one. This is the purpose of *tickspersec*—after *tickspersec* interrupts, the seconds counter is incremented by one, possibly causing the other counters to be updated.

<i>UpdateClockTime</i>
Δ <i>CLOCKTIME</i>
$t? : TIME$
$((t? \bmod tickspersec = 0) \wedge$ $((secs + 1 \bmod 60 = 0 \wedge$ $secs' = 0 \wedge$ $((mins + 1 \bmod 60 = 0 \wedge$ $mins' = 0 \wedge$ $hrs' = hrs + 1)$ $\vee mins' = mins + 1))$ $\vee secs' = secs + 1))$

To find out what the human-readable time is since boot, use the following operation:

<i>ClocktimeNow</i>
Ξ <i>CLOCKTIME</i>
$s!, m!, h! : TIME$
$s! = secs$
$m! = mins$
$h! = hrs$

It is now necessary to consider the operations required by the sleep timer.

When a process requests a period of sleep, it also specifies the period through which it will sleep. The period is specified in seconds and is added to the current time to produce the time at which the process is to be awakened. This is what the following schema does. The variable *tn?* denotes the time

now, $stm?$ is the length to time the process wants to remain asleep and $cst!$ is the computed sleep time—i.e., the time at which the process should be returned to the ready queue. The time is expressed in seconds since boot.

<i>CorrectWakeTime</i>
$tn? TIME$
$stm? : TIME$
$cst! : TIME$
$stm? + tn? = cst!$

The above operation requires the current time (in units since boot time) and the following composition defines the required operation:

$$ComputeWakeTime \hat{=} (TimeNow[tn/tn!] \wedge CorrectWakeTime[tn/tn?]) \setminus \{tn\}$$

This expands and simplifies into:

<i>ComputeWakeTime</i>
$\exists TIMESINCEBOOT$
$stm? : TIME$
$cst! : TIME$
$stm? + tnow = cst!$

The schemata defined in this section can be translated directly into executable code. In the present case, there is no refinement because the state schema contains only simple variables.

3.11 Sleepers

We need a conception of time. For the purposes of this specification, the following suffices:

$$TIME \hat{=} \mathbb{N}$$

(It was defined at the start of this chapter.)

We also need an extension of *PTAB*:

<i>PTAB</i>
<i>PTAB</i>
:
:
$wakingtime : PID \leftrightarrow TIME$
:
:

\vdots
 $\text{dom } wakeningtime = \text{dom } prio$
 \vdots

The reader is reminded of the convention that a process without a waking time has a zero as the value of *wakeningtime*. That is, if p is a process that is not sleeping, $wakeningtime(p) = 0$.

The *wakeningtime* function must be refined along with the remainder of *PTAB*, it should be noted. This refinement can be omitted for the reason that *wakeningtime* has exactly the same form as *prio*.

The following *PTAB* schemata are also required.

SetWaitingTime

$\Delta PTAB$

$p? : PID$

$t? : TIME$

$wakeningtime' = wakeningtime \oplus \{p? \mapsto t?\}$

In order to arrive at a valid waiting time, the actual time, t_a , is added to the time t_r , requested by process, $p?$. When defining the ISR, this will be taken into account. Furthermore, a value of $t_r = 0$ will be considered invalid.

WaitingTime

$\Xi PTAB$

$p? : PID$

$t! : TIME$

$t! = wakeningtime(p?)$

The waiting (waking) time must be cleared when a process is awakened (i.e., returned to the scheduler's ready queue). The following schema defines this operation:

ClearWaitingTime

$\Delta PTAB$

$p? : PID$

$\exists t : TIME \mid t = 0 \bullet wakeningtime' = wakeningtime \oplus \{p? \mapsto t\}$

The predicate of this schema simplifies to $wakeningtime' = wakeningtime \oplus \{p? \mapsto 0\}$.

We need a way to determine whether a process is sleeping. This will be used when determining whether a sleep request can be honoured.

$IsProcessSleeping$ $\Xi PTAB$ $p? : PID$
$wakingtime(p?) > 0$

The relevant error schemata are as follows.

$TooManySleepers$ $serr! : SYSERR$
$serr! = toomanysleepers$

There are too many processes in the system that are asleep.

$AlreadyAsleep$ $serr! : SYSERR$
$serr! = alreadyasleep$

The process requesting a sleep period is already recorded as being asleep. (Has someone hacked in?)

3.11.1 Top Level

We can proceed to the top-level specification of the sleep module. The specification is contained in this subsection.

This is another case in which we require $PTAB$ to be included in a the state schema.

$SLEEPERS$ $PTAB$ $slps : \mathbb{F} PID$ $maxslps : \mathbb{N}_1$
$slps \subset used$ $\forall p : PID \bullet$ $p \in slps \Rightarrow state(p) = pssleeping$ $\forall p : PID \bullet$ $p \in slps \Rightarrow wakingtime(p) > 0$ $\forall p : PID \bullet$ $p \in slps \Rightarrow p \in used$

The correctness of the final universal can be seen when it is considered that not all processes in $used$ are asleep at any given time but all processes that are asleep are in $used$. We will need to prove the following.

Theorem 47. *If $p \in slps$, then $p \in used$.*

The initialisation operation is the obvious one:

<i>SLEEPERSInit</i>
<i>SLEEPERS'</i>
$max? : \mathbb{N}_1$
$slps' = \emptyset$
$maxslps' = max?$

The following is a predicate that is true iff there are currently processes that are asleep.

<i>GotSleepers</i>
$\exists SLEEPERS$
$slps \neq \emptyset$

The following is a predicate that is true iff the process $p?$ is currently asleep (i.e., an element of $slps$).

<i>IsAsleep</i>
$\exists SLEEPERS$
$p? : PID$
$p? \in slps$

The variable $maxslps$ is the maximum number of process identifiers that can be in $slps$ —i.e., it is the maximum cardinality for $slps$. A sleeper can be added if $\#slps$ is strictly less than the maximum size which it can attain.

<i>CanAddSleeper</i>
$\exists SLEEPERS$
$\#slps < maxslps$

The operation to add a sleeper, $p?$, to the sleepers set, $slps$, is specified by the following schema. It is the obvious operation, given the definitions.

<i>AddSleeperProc</i>
$\Delta SLEEPERS$
$p? : PID$
$slps' = slps \cup \{p?\}$

To define the first main operation, it is necessary to define two new operations on $PTAB$.

SetWaitingTime

 $\Delta PTAB$ $p? : PID$ $t? : TIME$

 $wakingtime' = wakingtime \oplus \{p? \mapsto t?\}$

SetStateToSleeping

 $\Delta PTAB$ $p? : PID$

 $state' = state \oplus \{p? \mapsto pssleeping\}$

The operation to add a sleeper process is defined by

$$\begin{aligned}
 AddSleeper &\hat{=} \\
 &(IsAsleep \wedge AlreadyAsleep) \\
 &\vee (CanAddSleeper \wedge \\
 &\quad AddSleeperProc \wedge \\
 &\quad SetWaitingTime \wedge \\
 &\quad SysOk) \\
 &\vee TooManySleepers
 \end{aligned}$$

(Note that the operation represented by this schema requires a reschedule after use.) The definition expands into the following schema:

AddSleeper

 $\Delta SLEEPERS$ $\Delta SCHED$ $p? : PID$ $t? : TIME$ $serr! : SYSERR$

 $(p? \in slps \wedge serr! = alreadyasleep)$
 $\vee (\#slps < maxslps \wedge$
 $slps' = slps \cup \{p?\} \wedge$
 $wakingtime' = wakingtime \oplus \{p? \mapsto t?\} \wedge$
 $serr! = sysok)$
 $\vee serr! = toomanysleepers$

Since *AddSleeper* is a major operation, we need to calculate its precondition. The calculation is simple and the precondition obvious.

$$\begin{aligned}
 \text{pre } AddSleeper &\hat{=} \\
 &p? \in slps \vee \#slps < maxslps
 \end{aligned}$$

When a process' sleep time expires, it must be removed from the set of sleeping processes. The following schema defines this operation—it is, again, obvious.

<i>RemoveSleeper</i>
$\Delta SLEEPERS$
$p? : PID$
$slps' = slps \setminus \{p?\}$

If the time a process, p , requires to wake is t , and $0 < t \leq now$, p should wake up now. This is expressed by the following schema:

<i>ShouldWakeUp</i>
$t? : TIME$
$now? : TIME$
$0 < t?$
$t? \leq now?$

A process should wake if the following condition is met:

$$\textit{ShouldWake} \hat{=} (\textit{WakingTime}[t/t!] \wedge \textit{ShouldWakeUp}[t/t?]) \setminus \{t\}$$

This condition can be expanded into the following schema. It turns out to be an important operation in deciding which processes to wake when such a decision is required.

<i>ShouldWake</i>
$\exists PTAB$
$p? : PID$
$now? : TIME$
$\exists t : TIME \bullet$
$t = \textit{waitingtime}(p?) \wedge$
$0 < t \wedge t \leq now?$

After simplification, it becomes:

<i>ShouldWake</i>
$\exists PTAB$
$p? : PID$
$now? : TIME$
$0 < \textit{waitingtime}(p?) \leq now?$

Next, we define the *FindAndWake* operation.

$$\begin{aligned}
\text{FindAndWake} &\hat{=} \\
&\text{GotSleepers} \wedge \\
&(\forall p : \text{PID} \bullet \\
&\quad \text{IsAsleep}[p/p?] \wedge \\
&\quad \text{ShouldWake}[p/p?] \Rightarrow \\
&\quad \text{RemoveSleeper}[p/p?] \wedge \\
&\quad \text{ClearWaitingTime}[p/p?] \wedge \\
&\quad \text{MakeReady}[p/p?]
\end{aligned}$$

It expands into

$ \begin{aligned} &\text{FindAndWake} \\ &\Delta \text{SLEEPERS} \\ &\Xi \text{PTAB} \\ &\Delta \text{SCHED} \\ &\text{now?} : \text{TIME} \end{aligned} $ <hr/> $ \begin{aligned} &\text{slps} \neq \emptyset \\ &\forall p : \text{PID} \bullet \\ &\quad p \in \text{slps} \wedge \\ &\quad 0 < \text{waitingtime}(p) \leq \text{now?} \Rightarrow \\ &\quad \text{waitingtime}' = \text{waitingtime} \oplus \{p \mapsto 0\} \wedge \\ &\quad \text{slps}' = \text{slps} \setminus \{p\} \wedge \\ &\quad \text{state}' = \text{state} \oplus \{p \mapsto \text{psready}\} \wedge \\ &\quad (\# \text{sq.pq} < \text{maxs} \wedge \\ &\quad \quad ((\text{sq.pq} = \langle \rangle \wedge \text{sq.pq}' = \langle p \rangle) \vee \\ &\quad \quad (\text{prio}(p) \leq \text{prio}(\text{head } \text{sq.pq}) \wedge \text{sq.pq}' = \langle p \rangle \wedge \text{sq.pq} \vee \\ &\quad \quad (\text{prio}(\text{last } \text{sq.pq}) < \text{prio}(p) \wedge \text{sq.pq}' = \text{sq.pq} \wedge \langle p \rangle) \vee \\ &\quad \quad (\exists s_1, s_2 : \text{seq } \text{PID} \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \wedge s_2 = \text{sq.pq} \bullet \\ &\quad \quad \quad \text{prio}(\text{last } s_1) < \text{prio}(p) \wedge \\ &\quad \quad \quad \text{prio}(p) \leq \text{prio}(\text{head } s_2) \wedge \\ &\quad \quad \quad \text{sq.pq}' = s_1 \wedge \langle p \rangle \wedge s_2)) \wedge \\ &\quad \quad \text{state}' = \text{state} \oplus \{p \mapsto \text{psready}\} \wedge \\ &\quad \quad \text{serr}' = \text{sysok}) \\ &\quad \vee \text{serr}' = \text{schedqfull} \end{aligned} $

Note that sequential composition is not required between *ClearWaitingTime* and *MakeReady* because the components of *PTAB* they update are distinct.

The *FindAndWake* operation is important, so its precondition must be calculated. The precondition is

$$\begin{aligned}
\text{pre } \text{FindAndWake} &\hat{=} \\
&\text{slps} \neq \emptyset \wedge \forall p : \text{PID} \bullet p \in \text{slps} \wedge 0 < \text{waitingtime}(p) \leq \text{now?} \wedge \# \text{sq} < \text{maxs}
\end{aligned}$$

or, after simplification, it becomes

pre $FindAndWake \hat{=}$

$$\begin{aligned} & slps \neq \emptyset \wedge \\ & \{p : PID \mid p \in slps \wedge 0 < waitingtime(p) \leq now?\} \subseteq slps \wedge \\ & \#sq + \#\{p : PID \mid p \in slps \wedge 0 < waitingtime(p) \leq now?\} < maxs \end{aligned}$$

When a process is sleeping, its *state* value should be *pssleeping*. Setting *state* to *pssleeping* is performed by the following operation:

$SetStateToSleeping \hat{=}$

$$\begin{aligned} & \exists st : PSTATE \mid st = pssleeping \bullet \\ & \quad SetProcState[st/st?] \end{aligned}$$

The operation expands and simplifies to:

$SetStateToSleeping$
$\Delta PTAB$
$p? : PID$
$state' = state \oplus \{p? \mapsto pssleeping\}$

The following is a predicate. It is used to determine when a process is trying to sleep for a period of 0 seconds—any longer period is valid.

$BadSleepTime$
$t? : TIME$
$t? = 0$

An operation, called *SendMeToSleep* is required. It is defined by

$SendMeToSleep \hat{=}$

$$\begin{aligned} & (BadSleepTime \wedge SleepTooShort) \\ & \vee (ComputeWakeTime[t?/stm?, cst/cst!] \wedge AddSleeper[cst/t?] \wedge \\ & \quad SetStateToSleeping) \setminus \{cst\} \end{aligned}$$

Again this operation requires a reschedule after use.

Expansion of this definition yields the following schema:

$SendMeToSleep$
$\Delta SLEEPERS$
$\Xi TIMESINCEBOOT$
$\Delta PTAB$
$p? : PID$
$t? : TIME$
$tnow? : TIME$
$serr! : SYSERR$
$(t? = 0 \wedge serr! = sleeptimetooshort)$
$\vee (\exists cst : TIME \mid cst = t? + tnow \bullet$
$\quad (p? \in slps \wedge serr! = alreadyasleep)$

$$\begin{aligned}
& \vee (\#slps < maxslps \wedge \\
& \quad slps' = slps \cup \{p?\} \wedge \\
& \quad \text{wakingtime}' = \text{wakingtime} \oplus \{p? \mapsto t? + \text{tnow?}\} \wedge \\
& \quad \text{serr}' = \text{sysok}) \\
& \vee \text{serr}' = \text{toomanysleepers} \wedge \\
& \quad \text{serr}' = \text{sysok})) \\
& \vee \text{serr}' = \text{toomanysleepers}) \\
& \wedge \text{state}' = \text{state} \oplus \{p? \mapsto \text{pssleeping}\}
\end{aligned}$$

We can immediately simplify this schema to the following:

$$\begin{aligned}
& \exists \text{TIMESINCEBOOT} \\
& \Delta \text{SLEEPERS} \\
& \Delta \text{PTAB} \\
& p? : \text{PID} \\
& t? : \text{TIME} \\
& \text{tnow?} : \text{TIME} \\
& \text{serr}' : \text{SYSERR}
\end{aligned}$$

$$\begin{aligned}
& (t? = 0 \wedge \text{serr}' = \text{sleeptimetooshort}) \\
& (p? \in slps \wedge \text{serr}' = \text{alreadyasleep}) \\
& \vee (\#slps < maxslps \wedge \\
& \quad slps' = slps \cup \{p?\} \wedge \\
& \quad \text{wakingtime}' = \text{wakingtime} \oplus \{p? \mapsto t? + \text{tnow?}\} \wedge \\
& \quad \text{serr}' = \text{sysok}) \\
& \vee \text{serr}' = \text{toomanysleepers} \wedge \\
& \quad \text{serr}' = \text{sysok})) \\
& \vee \text{serr}' = \text{toomanysleepers}) \\
& \wedge \text{state}' = \text{state} \oplus \{p? \mapsto \text{pssleeping}\}
\end{aligned}$$

By repeated application of *Distrib- \vee* and $p \wedge q \vdash p$, the predicate can be transformed into

$$\begin{aligned}
& (t? = 0 \wedge \text{serr}' = \text{sleeptimetooshort}) \\
& \vee (p? \in slps \wedge \text{serr}' = \text{alreadyasleep}) \\
& \vee (\#slps < maxslps \wedge \\
& \quad slps' = slps \cup \{p?\} \wedge \\
& \quad \text{wakingtime}' = \text{wakingtime} \oplus \{p? \mapsto t? + \text{tnow?}\} \wedge \\
& \quad \text{state}' = \text{state} \oplus \{p? \mapsto \text{pssleeping}\} \wedge \\
& \quad \text{serr}' = \text{sysok}) \\
& \vee \text{serr}' = \text{toomanysleepers} \wedge \\
& \quad \text{serr}' = \text{sysok})) \\
& \vee \text{serr}' = \text{toomanysleepers})
\end{aligned}$$

The precondition of this important operation is easy to calculate.

pre *SendMeToSleep* $\hat{=}$
 $t? = 0 \vee p? \in slps \vee \#slps < maxslps$

3.11.2 Refinement One

Having defined the sleeper set and the operations required to maintain it, it is time to engage in the first refinement. The strategy is to refine the set to a singly linked list of process identifiers in the *next* mapping in *PTAB*. By implementing the sleeper set this way, space is saved; the list is, in any case, limited in length.

The first step of the refinement is to find a representation for the sleeper set. The identifier set *slps* is replaced by *slps1* but now *slps1* is a partial (finite) injection from process identifiers to *GPIDs* (process identifiers plus *nullpid*). The idea is that *slps1* contains the elements of *slps* in some order. The first element is denoted by *hds* and the last by *ends*—we can talk of “first” and “last” because of the temporal ordering on the insertion of identifiers into *slps*. The number of elements in *slps1* is recorded in *slcnt1*, so $slcnt1 = \#slps$. The limit on the size of *slps1* is *maxslps1* (which is intended to be equal to *maxslps*). The refinement state space is given by the following schema:

SLEEPERS1

$slps1 : PID \rightsquigarrow GPID$

$hds, ends : GPID$

$slcnt1 : \mathbb{N}$

$maxslps1 : \mathbb{N}_1$

$hds = nullpid \Leftrightarrow ends = nullpid$

$hds = nullpid \Leftrightarrow \text{dom } slps1 = \emptyset$

$hds = nullpid \Leftrightarrow maxslps1 = 0$

$slcnt1 = \# \text{dom } slps1$

$hds \neq nullpid \Leftrightarrow$

$slps1(ends) = nullpid \wedge$

$hds \in \text{dom } slps1 \wedge$

$ends \in \text{dom } slps1 \wedge$

$\# \text{dom } slps1 > 0$

SLEEPERSInit1

SLEEPERS1'

$smax? : \mathbb{N}_1$

$maxslps1' = smax?$

$hds' = ends' = nullpid$

$slcnt1' = 0$

$\frac{IsAsleep1}{\exists SLEEPERS1}$ $p? : PID$
$p? \in \text{dom } slps1$

(We can, and will, do better than this.)

$\frac{CanAddSleeper1}{\exists SLEEPERS1}$
$slcnt1 < maxslps1$

$\frac{AddSleeperProc1}{\Delta SLEEPERS1}$ $p? : PID$
$(hds = nullpid \wedge$ $hds' = p? \wedge$ $ends' = p? \wedge$ $slps1' = slps1 \oplus \{p? \mapsto nullpid\})$ $\vee (ends' = p? \wedge$ $slps1' = slps1 \oplus \{ends \mapsto p?, p? \mapsto nullpid\})$ $\wedge slcnt1' = slcnt1 + 1$

$$AddSleeper1 \hat{=} (IsAsleep \wedge AlreadyAsleep)$$

$$\vee (CanAddSleeper \wedge AddSleeperProc \wedge SetWaitingTime \wedge SysOk)$$

$$\vee TooManySleepers$$

This expands to:

$\Delta SLEEPERS1$ $\Delta PTAB1$ $p? : PID$ $t? : TIME$ $serr! : SYSERR$
$(p? \in \text{dom } slps1 \wedge serr! = alreadyasleep)$ $\vee (p? \notin \text{dom } slps1 \wedge$ $(slcnt1 < maxslps1 \wedge$ $((hds = nullpid \wedge$ $hds' = ends' = p? \wedge$

$$\begin{aligned}
& slps1' = slps1 \oplus \{p? \mapsto nullpid\} \\
& \vee (ends' = p? \wedge slps1' = slps1 \oplus \{ends \mapsto p?, p? \mapsto nullpid\}) \wedge \\
& slcnt1' = slcnt1 + 1 \wedge \\
& wakingtime' = wakingtime \oplus \{p? \mapsto t?\} \wedge \\
& serr! = sysok) \\
& \vee serr! = toomanysleepers
\end{aligned}$$

 Δ DelSleepersProc1

 Δ SLEEPERS1

 $p? : PID$

$$\begin{aligned}
& (hds = p? \wedge \\
& \quad slps1' = slps1 \triangleleft \{p?\} \wedge \\
& \quad hds' = slps1(hds)) \\
& \vee (\exists p_1 : PID \mid p? = slps1(p_1) \bullet \\
& \quad (\exists slps1'' : PID \mapsto GPID \bullet \\
& \quad \quad slps1'' = slps1 \oplus \{p_1 \mapsto slps1(p?)\}) \wedge \\
& \quad slps1' = slps1 \triangleleft \{p?\}) \\
& slcnt1' = slcnt1 - 1
\end{aligned}$$

This simplifies to:

 Δ SLEEPERS1

 $p? : PID$

$$\begin{aligned}
& (hds = p? \wedge slps1' = slps1 \triangleleft \{p?\} \wedge \\
& \quad hds' = slps1(p?)) \\
& \vee (\exists p_1 : PID \mid p? = slps1(p_1) \bullet \\
& \quad slps1' = (slps1 \triangleleft \{p?\}) \oplus \{p_1 \mapsto slps1(p?)\}) \\
& slcnt1' = slcnt1 - 1
\end{aligned}$$

The test whether there are any processes in the list of sleepers is now refined to a test of the counter, $slcnt1$. The counter is incremented by one when a process is added to the list and decremented by one when a process is removed.

 Ξ GotSleepers1

 Ξ SLEEPERS1

 $slcnt1 \neq 0$

The removal of a process from the list of sleeping processes is refined to the following schema. If the process to be removed, $p?$, is the head of the list, the head, hds , is updated and $p?$ removed from $slps1$. Otherwise, $p?$ is just

removed from $slps1$. In both cases, $slcnt1$ is decremented by one, as stated above.

RemoveSleepers1 $\Delta SLEEPERS1$ $p? : PID$
$((p? = hds \wedge$ $hds' = slps1(hds) \wedge$ $slps1' = slps1 \triangleleft \{p?\})$ $\vee slps1' = slps1 \triangleleft \{p?\})$ $slcnt1' = slcnt1 - 1$

The following is the refinement of the *ShouldWakeUp* predicate. The condition is the same as in the specification.

ShouldWakeUp1 $t?, now? : TIME$
$0 < t?$ $t? \leq now?$

The *ShouldWake* predicate is refined to the following:

$$\text{ShouldWake1} \hat{=} (\text{WakingTime1}[t/t!] \wedge \text{ShouldWakeUp1}[t/t?]) \setminus \{t\}$$

The definition expands into the following schema:

ShouldWake1 $\exists PTAB$ $p? : PID$ $now? : TIME$
$\exists t : TIME \bullet$ $t = \text{waitingtime1}(p?) \wedge$ $0 < t \wedge t \leq now?$

which can be simplified using the one-point rule to

ShouldWake1 $\exists PTAB$ $p? : PID$ $now? : TIME$
$0 < \text{waitingtime1}(p?) \leq now?$

The form of the refinement of *FindAndWake* is identical to the specification (only identifiers are altered).

$$\begin{aligned}
\text{FindAndWake1} &\hat{=} \\
&\text{GotSleepers1} \wedge \\
&(\forall p : \text{PID} \bullet \\
&\quad \text{IsAsleep1}[p/p?] \wedge \\
&\quad \text{ShouldWake1}[p/p?] \Rightarrow \\
&\quad \text{RemoveSleeper1}[p/p?] \wedge \\
&\quad \text{ClearWaitingTime1}[p/p?] \wedge \\
&\quad \text{MakeReady1}[p/p?]
\end{aligned}$$

In order to work with the definition, it must be expanded. The expansion is as follows:

FindAndWake1

$\Delta\text{SLEEPERS1}$

ΔSCHED1

now? : *TIME*

slcnt1 \neq 0

$\forall p : \text{PID} \bullet$

$p \in \text{dom } \text{slps1} \wedge$

$0 < \text{waitingtime1}(p) \leq \text{now?} \Rightarrow$

$\text{slps1}' = \text{slps1} \triangleleft \{p\} \quad ((p = \text{hds} \wedge$

$\text{hds}' = \text{slps1}(\text{hds}) \wedge$

$\text{slps1}' = \text{slps1} \triangleleft \{p?\})$

$\vee \text{slps1}' = \text{slps1} \triangleleft \{p?\}) \wedge$

$\text{slcnt1}' = \text{slcnt1} - 1 \wedge$

$\text{waitingtime1}' = \text{waitingtime1} \oplus \{p \mapsto 0\} \wedge$

$\text{state1}' = \text{state1} \oplus \{p \mapsto \text{psready}\} \wedge$

$(\text{nxtp} \leq \text{maxs1} \wedge$

$(\text{nxtp} = 1 \wedge \text{sq.pq1}' = \{1 \mapsto p\} \wedge \text{nxtp}' = 2) \vee$

$(\text{prio1}(p) \leq \text{prio1}(\text{sq.pq1}(1)) \wedge$

$(\forall i : 1 \dots \text{nxtp} - 1 \bullet$

$\text{sq.pq1}' = (\text{sq.pq1} \oplus \{i + 1 \mapsto \text{sq.pq1}(i)\}) \oplus \{1 \mapsto p\}) \wedge$

$\text{nxtp}' = \text{nxtp} + 1) \vee$

$(\text{prio1}(\text{sq.pq1}(\text{nxtp} - 1)) < \text{prio1}(p) \wedge$

$\text{sq.pq1}' = \text{sq.pq1} \oplus \{\text{nxtp} \mapsto p\} \wedge$

$\text{nxtp}' = \text{nxtp} + 1) \vee$

$(\exists i : 1 \dots \text{nxtp} - 2 \bullet$

$\text{prio1}(\text{sq.pq1}(i)) < \text{prio1}(p) \wedge$

$\text{prio1}(p) \leq \text{prio1}(\text{sq.pq1}(i + 1))$

$\vee (\forall j : i + 1 \dots \text{nxtp} - 1 \bullet$

$\text{sq.pq1}' = (\text{sq.pq1} \oplus \{j + 1 \mapsto \text{sq.pq1}(j)\}) \oplus \{i + 1 \mapsto p\}$

$\wedge \text{nxtp}' = \text{nxtp} + 1)) \wedge$

$$\begin{aligned} & serr! = sysok) \\ \vee & serr! = schedqfull \end{aligned}$$

The precondition of *FindAndWake1* must be calculated. The calculation yields the following predicate:

$$\begin{aligned} \text{pre } FindAndWake1 & \hat{=} \\ & slcnt1 \neq 0 \\ & naxtp + \#\{p : PID \mid p \in \text{dom } slps1 \wedge 0 < waitingtime1(p) \leq now?\} < maxs1 \\ & \{p : PID \mid p \in \text{dom } slps1 \wedge 0 < waitingtime1(p) \leq now?\} \subseteq \text{dom } slps1 \end{aligned}$$

The composite operation that places processes in a sleeping state refines to the following definition (it is similar to the specification):

$$\begin{aligned} SendMeToSleep1 & \hat{=} \\ & (BadSleepTime \wedge SleepTooShort) \\ & \vee (ComputeWakeTime[t?/stm?, cst/cst!] \wedge AddSleeper1[cst/t?] \wedge \\ & \quad SetStateToSleeping1) \setminus \{cst\} \end{aligned}$$

Its expansion is the following schema:

$$\begin{array}{l} \text{---} SendMeToSleep1 \text{---} \\ \Delta PTAB1 \\ \Delta SLEEPERS1 \\ p? : PID \\ t?, now? : TIME \\ serr! : SYSERR \\ \hline (t? = 0 \wedge serr! = sleeptimetooshort) \\ \vee (\exists cst : TIME \bullet \\ \quad (cst = t? + now? \wedge \\ \quad (p? \in \text{dom } slps1 \wedge serr! = alreadyasleep) \\ \quad \vee (p? \notin \text{dom } slps1 \wedge \\ \quad (slcnt1 < maxslps1 \wedge \\ \quad ((hds = nullpid \wedge \\ \quad \quad hds' = ends' = p? \wedge \\ \quad \quad slps1' = slps1 \oplus \{p? \mapsto nullpid\}) \\ \quad \vee (ends' = p? \wedge slps1' = slps1 \oplus \{ends \mapsto p?, p? \mapsto nullpid\})) \wedge \\ \quad slcnt1' = slcnt1 + 1 \wedge \\ \quad wakingtime' = wakingtime \oplus \{p? \mapsto t?\} \wedge \\ \quad serr! = sysok)) \\ \quad \vee serr! = toomanysleepers) \\ \wedge state1' = state \oplus \{p? \mapsto pssleeping\}) \end{array}$$

This schema can be simplified in a fairly obvious way. After simplification, the following is obtained:

 $\Delta PTAB1$
 $\Delta SLEEPERS1$ $p? : PID$ $t?, now? : TIME$ $serr! : SYSERR$

$$\begin{aligned}
&(t? = 0 \wedge serr! = sleeptimetooshort) \\
&\quad \vee (p? \in \text{dom } slps1 \wedge serr! = alreadyasleep) \\
&\quad \vee (p? \notin \text{dom } slps1 \wedge \\
&\quad\quad (slcnt1 < maxslps1 \wedge \\
&\quad\quad ((hds = nullpid \wedge \\
&\quad\quad\quad hds' = ends' = p? \wedge \\
&\quad\quad\quad slps1' = slps1 \oplus \{p? \mapsto nullpid\}) \\
&\quad\quad \vee (ends' = p? \wedge slps1' = slps1 \oplus \{ends \mapsto p?, p? \mapsto nullpid\})) \wedge \\
&\quad\quad slcnt1' = slcnt1 + 1 \wedge \\
&\quad\quad \wedge state1' = state \oplus \{p? \mapsto pssleeping\}) \\
&\quad\quad wakingtime' = wakingtime \oplus \{p? \mapsto t? + now?\} \wedge \\
&\quad\quad serr! = sysok)) \\
&\quad \vee serr! = toomanysleepers)
\end{aligned}$$

Since this is an important operation, its precondition must be calculated. It is easy to see that the precondition is

$$\text{pre } SendMeToSleep1 \hat{=} t? = 0 \vee p? \in \text{dom } slps1 \vee slcnt1 < maxslps1$$

Finally, we have the abstraction relation. It is an extremely simple relation and is given as the predicate of the following schema.

 $AbsSLEEPERS1$

 $SLEEPERS$ $SLEEPERS1$ $maxslps1 = maxslps$ $\text{dom } slps1 = slps$ $slcnt1 = \#slps$

Theorem 48.

 $\forall SLEEPERS'; SLEEPERS1' \bullet$
 $SLEEPERSInit \wedge AbsSLEEPERS1' \Rightarrow SLEEPERSInit1$

PROOF. By the abstraction relation, $maxslps1' = maxslps' = smax?$. Also by the invariant of $SLEEPERS1'$, $hds' = ends' = nullpid \Rightarrow \text{dom } slps1' = \emptyset = slps'$ by the one-point rule. Finally, $\#slps' = slcnt1'$ and $slps' = \emptyset$, so $\#slps' = 0$, from which we are entitled to conclude that $slcnt1' = 0$. \square

Theorem 49.

$\forall SLEEPERS; SLEEPERS1; now? : TIME \bullet$
 $pre\ FindAndWake \wedge AbsSLEEPERS1 \Rightarrow pre\ FindAndWake1$

PROOF. The preconditions are

$pre\ FindAndWake \hat{=}$
 $slps \neq \emptyset \wedge$
 $\{p : PID \mid p \in slps \wedge 0 < waitingtime(p) \leq now?\} \subseteq slps \wedge$
 $\#sq.pq + \#\{p : PID \mid p \in slps \wedge 0 < waitingtime(p) \leq now?\} < maxs \wedge$

and

$pre\ FindAndWake1 \hat{=}$
 $slcnt1 \neq 0$
 $nxtp + \#\{p : PID \mid p \in \text{dom } slps1 \wedge 0 < waitingtime1(p) \leq now?\} < maxs1$
 $\{p : PID \mid p \in \text{dom } slps1 \wedge 0 < waitingtime1(p) \leq now?\} \subseteq \text{dom } slps1$

The abstraction relation, $AbsSLEEPERS1$ gives the relevant identities. The predicate of $AbsSLEEPERS1$ states that $p \in \text{dom } slps1 \Leftrightarrow p \in slps$ and $slps \subset used$, so the refinement of $waitingtime$ is correct. The remainder of the proof is immediate. \square

Theorem 50.

$\forall SLEEPERS; SLEEPERS'; SLEEPERS1; SLEEPERS1';$
 $now? : TIME; serr! : SYSERR \bullet$
 $pre\ FindAndWake \wedge$
 $AbsSLEEPERS1 \wedge$
 $AbsSLEEPERS1' \wedge$
 $FindAndWake1$
 $\Rightarrow FindAndWake1$

PROOF. The predicate of $AbsSLEEPERS1$ states that $slcnt1 = \#slps$, so $slcnt1 \neq 0$ implies $slps \neq \emptyset$. Next, $p \in \text{dom } slps1$, by the predicate of $AbsSLEEPERS1$, implies $p \in slps$, since $\text{dom } slps1 = slps$. The invariant of $SLEEPERS$ states that $slps \subset used$ and this guarantees that $p \in \text{dom } waitingtime$; from this, it may be inferred first that $waitingtime(p) = waitingtime1(p)$ and consequently that $0 < waitingtime1(p) \leq now?$ implies that $0 < waitingtime(p) \leq now?$.

As far as the update of $slps1$ is concerned, the important conjunct is $slps1' = slps1 \triangleleft \{p\}$. The predicate of $AbsSLEEPERS1'$ states that $slps' = \text{dom } slps1$. This fact permits the following inference $slps1' = slps1 \triangleleft \{p\}$ implies that

$\text{dom } slps1'$
 $= (\text{dom } slps) \setminus \{p\}$
 $= slps \setminus \{p\}$
 $= slps'$

as required.

By *AbsSLEEPERS1*, $slcnt1 = \#slps$ and by *AbsSLEEPERS1'*, $slcnt1 = \#slps'$, so $slcnt1' = slcnt - 1 = \#slps - 1 = slps'$.

The update of *waitingtime1* is justified as follows. It is known, for reasons that have already been given, that $p \in used$, so $waitingtime1(p) = waitingtime(p)$ for all $p \in slps$. It also follows that $waitingtime1'(p) = waitingtime'(p)$ for all $p \in used$, so

$$\begin{aligned} waitingtime1' &= waitingtime1 \oplus \{p \mapsto 0\} \\ &= waitingtime \oplus \{p \mapsto 0\} \\ &= waitingtime' \end{aligned}$$

The update of *state1* and its equivalence to *state* also follows the same line of reasoning

$$\begin{aligned} state1' &= state1 \oplus \{p \mapsto psready\} \\ &= state \oplus \{p \mapsto psready\} \\ &= state' \end{aligned}$$

The refinement of *MakeReady* has already been taken into account above. As noted there, *MakeReady* is defined in terms of promotion.

□

Theorem 51.

$\forall SLEEPERS; SLEEPERS1; p? : PID; t? : TIME; now? : TIME \bullet$
 $pre\ SendMeToSleep \wedge AbsSLEEPERS1 \Rightarrow pre\ SendMeToSleep1$

PROOF. We have:

$$\begin{aligned} pre\ SendMeToSleep &\hat{=} \#slps < maxslps \vee t? = 0 \vee p? \notin slps \\ pre\ SendMeToSleep1 &\hat{=} t? = 0 \vee slcnt1 < maxslps1 \vee p? \notin dom\ slps1 \end{aligned}$$

Clearly $t? = 0$ is the same in both cases and the result can be deduced using \vee -introduction.

For the second case, the abstraction relation states that $slcnt1 = \#slps$ and $maxslps = maxslps1$, so substituting into $\#slps < maxslps$, $slcnt1 < maxslps1$ is obtained. Again, a step of \vee -introduction permits the conclusion to be reached, viz. $t? = 0 \vee slcnt1 < maxslps1$.

Finally, $p? \notin dom\ slps1$ and, by the abstraction relation, $dom\ slps1 = slps$, so $p? \notin slps$ is equivalent to $p? \notin dom\ slps1$. □

Theorem 52.

$\forall SLEEPERS; SLEEPERS'; SLEEPERS1; SLEEPERS1';$
 $p? : PID; t?, now? : TIME; serr! : SYSERR \bullet$
 $pre\ SendMeToSleep \wedge$
 $AbsSLEEPERS1 \wedge$
 $AbsSLEEPERS1' \wedge$
 $SendMeToSleep1$
 $\Rightarrow SendMeToSleep$

PROOF. We can safely ignore the first disjunct,

$t? = 0 \wedge serr! = sleeptimetooshort$

It is the same in both cases and contributes only $t? = 0$ to the precondition.

Everything is relatively straightforward; the interesting part is the update of $slps1$. We start with $slps1 = slps1 \oplus \{p? \mapsto nullpid\}$. By $AbsSLEEPERS1$, $\text{dom } slps1 = slps$, so taking domains, we have

$$\begin{aligned}
\text{dom } slps1' &= \text{dom}(slps1 \oplus \{p? \mapsto nullpid\}) \\
&= \text{dom}(slps1 \cup \{p? \mapsto nullpid\}), & p? \notin \text{dom } slps1 \\
&= (\text{dom } slps1) \cup (\text{dom}\{p? \mapsto nullpid\}) \\
&= (\text{dom } slps1) \cup \{p?\} \\
&= slps \cup \{p?\} \\
&= slps'
\end{aligned}$$

where the last step is justified by $AbsSLEEPERS1'$ ($\text{dom } slps1' = slps'$).

Similarly, for $slps1' = slps1 \oplus \{p? \mapsto hds\}$, for the same reason, we again take domains

$$\begin{aligned}
\text{dom } slps1' &= \text{dom}(slps1 \oplus \{send \mapsto p?, p? \mapsto nullpid\}) \\
&= \text{dom}(slps1 \cup \{send \mapsto p?, p? \mapsto nullpid\}), & p? \notin \text{dom } slps1 \\
&= \text{dom } slps1 \cup (\text{dom}\{p? \mapsto nullpid\}) \\
&= \text{dom } slps1 \cup \{p?\} \\
&= slps \cup \{p?\} \\
&= slps'
\end{aligned}$$

again, the final step is justified by $AbsSLEEPERS1'$ ($\text{dom } slps1' = slps'$).

Finally, since $p? \in used$ and $slps \subset used$ and $\forall p : PID \bullet p \in used \Rightarrow wakeningtime(p) = wakeningtime1(p)$ in $AbsPTAB1$, and $\forall p : PID \bullet p \in used' \Rightarrow wakeningtime'(p) = wakeningtime1'(p)$, we can infer that

$$\begin{aligned}
wakeningtime1' &= wakeningtime1 \oplus \{p? \mapsto t? + now?\} \\
&= wakeningtime \oplus \{p? \mapsto t? + now?\} \\
&= wakeningtime'
\end{aligned}$$

The correspondence between *state* and *state1* is proved in a similar fashion.

□

3.11.3 Refinement Two

*SLEEPERS2**PTAB1**slcnt2* : \mathbb{N} *maxslprs2* : \mathbb{N} *shd, send* : *GPID* $shd = nullpid \Leftrightarrow send = nullpid$ $shd \neq nullpid \Leftrightarrow slcnt2 > 0$ $shd \neq nullpid \Leftrightarrow$ $next^*(\{shd\}) \setminus \{nullpid\} \neq \emptyset \Leftrightarrow shd \neq nullpid \Leftrightarrow$ $next(send) = nullpid$ $shd \neq nullpid \Leftrightarrow$ $\forall p : PID \bullet$ $p \in next^*(\{shd\}) \setminus \{nullpid\} \Rightarrow$ $\exists k : \mathbb{N} \bullet k \geq 0 \wedge k \leq maxslprs2 \wedge next^k(shd) = p$ *SLEEPERSInit2**SLEEPERS2**smax?* : \mathbb{N}_1 $maxslprs2' = smax?$ $shd' = nullpid$ $slcnt2' = 0$ *IsAsleep2* $\exists SLEEPERS2$ *p?* : *PID* $shd = p? \vee$ $send = p? \vee$ $p? \in next^+(\{shd\}) \setminus \{nullpid\}$ *CanAddSleep2* $\exists SLEEPERS2$ $slcnt2 < maxslprs2$

AddSleeperProc2

 $\Delta SLEEPERS2$ $p? : PID$ $slcnt2' = slcnt2 + 1$

$$(shd = nullpid \wedge$$

$$shd' = p? \wedge$$

$$send' = p? \wedge$$

$$next' = next \oplus \{p? \mapsto nullpid\})$$

$$\vee (send' = p? \wedge$$

$$next' = next \oplus \{send \mapsto p?, p? \mapsto nullpid\})$$

DelSleeperProc2

 $\Delta SLEEPERS2$ $p? : PID$ $slcnt2' = slcnt2 - 1$ $((shd = p? \wedge shd' = next(shd))$

$$\vee (\exists p_1 : PID \mid p? = next(p_1) \bullet$$

$$next' = next \oplus \{p_1 \mapsto next(p?)\})$$

AddSleeper2 $\hat{=}$ $(IsAsleep2 \wedge AlreadyAsleep)$ $\vee (CanAddSleeper2 \wedge$ $(\neg IsAsleep2 \wedge$ $AddSleeperProc2 \wedge$ $SetWaitingTime2 \wedge$ $SysOk))$ $\vee TooManySleepers$

AddSleeper2

 $\Delta SLEEPERS2$ $p? : PID$ $serr! : SYSERR$ $t? : TIME$

$$(shd = p? \vee p? \in next^+(\{shd\} \setminus \{nullpid\}) \wedge$$

$$serr! = alreadyasleep)$$
 $\vee (shd \neq p? \wedge$ $\vee (slcnt2 < maxslprs2 \wedge$ $p? \notin next^+(\{shd\} \setminus \{nullpid\}) \wedge$ $wakingtime2' = wakingtime2 \oplus \{p? \mapsto t?\} \wedge$ $slcnt2' = slcnt2 + 1 \wedge$

$$\begin{aligned}
& ((shd = nullpid \wedge \\
& \quad shd' = p? \wedge \\
& \quad send' = p? \wedge \\
& \quad next' = next \oplus \{p? \mapsto nullpid\}) \\
& \vee (send' = p? \wedge \\
& \quad next' = next \oplus \{send \mapsto p?, p? \mapsto nullpid\}) \\
& \wedge serr! = sysok)) \\
& \vee serr! = toomanysleepers
\end{aligned}$$

Note that

$$\begin{aligned}
& p? \neq shd \wedge \\
& p? \notin next^+(\{shd\}) \setminus \{nullpid\}
\end{aligned}$$

can be rewritten as

$$\begin{aligned}
& p? \neq shd \wedge \\
& \neg \exists k : \mathbb{N} \bullet \\
& \quad 0 < k \wedge k \leq \#next^*(\{shd\}) \setminus \{nullpid\} \wedge \\
& \quad next^k(shd) \neq p?
\end{aligned}$$

GotSleepers2

$$\exists SLEEPERS1$$

$$slcnt2 \neq 0$$

RemoveSleeper2

$$\Delta SLEEPERS2$$

$$p? : PID$$

$$\begin{aligned}
& (p? = shd \wedge \\
& \quad shd' = next(hds)) \\
& \vee next' = next \oplus \{p? \mapsto nullpid\} \\
& slcnt2' = slcnt2 - 1
\end{aligned}$$

ShouldWakeUp2

$$p? : PID$$

$$t?, now? : TIME$$

$$\begin{aligned}
& 0 < t? \\
& t? \leq now?
\end{aligned}$$

$$\text{ShouldWake2} \hat{=} \\ (\text{WakingTime2}[t/t!] \wedge \text{ShouldWakeUp2}[t/t?]) \setminus \{t\}$$

This expands into

$\begin{array}{l} \text{ShouldWake2} \\ \Xi \text{PTAB} \\ p? : \text{PID} \\ \text{now?} : \text{TIME} \end{array}$
$\begin{array}{l} \exists t : \text{TIME} \bullet \\ \quad t = \text{waitingtime2}(p?) \wedge \\ \quad 0 < t \wedge t \leq \text{now?} \end{array}$

or

$\begin{array}{l} \text{ShouldWake2} \\ \Xi \text{PTAB} \\ p? : \text{PID} \\ \text{now?} : \text{TIME} \end{array}$
$0 < \text{waitingtime2}(p?) \leq \text{now?}$

$$\text{FindAndWake2} \hat{=} \\ \text{GotSleepers2} \wedge \\ (\forall p : \text{PID} \bullet \\ \quad \text{IsAsleep2}[p/p?] \wedge \text{ShouldWake2}[p/p?] \Rightarrow \\ \quad \text{RemoveSleeper2}[p/p?] \wedge \text{ClearWaitingTime2}[p/p?] \wedge \text{MakeReady1}[p/p?])$$

This expands into

$\begin{array}{l} \text{FindAndWake2} \\ \Delta \text{SLEEPERS2} \\ \Delta \text{SCHED} \\ \Delta \text{PTAB2} \\ \text{now?} : \text{TIME} \end{array}$
$\begin{array}{l} \text{slcnt2} \neq 0 \\ \forall p : \text{PID} \bullet \\ \quad p \in \text{next}^*(\{ \text{shd} \} \setminus \{ \text{nullpid} \}) \wedge 0 < \text{waitingtime2}(p) \leq \text{now?} \Rightarrow \\ \quad ((p = \text{shd} \wedge \text{shd}' = \text{next}(\text{hds})) \end{array}$

$$\begin{aligned}
& \vee \text{next}' = \text{next} \oplus \{p \mapsto \text{nullpid}\} \wedge \\
& \text{slcnt2}' = \text{slcnt2} - 1 \wedge \\
& \text{waitingtime2}' = \text{waitingtime2} \oplus \{p \mapsto 0\} \wedge \\
& \text{MakeReady1}[p/p?]
\end{aligned}$$

$$\begin{aligned}
\text{pre } \text{FindAndWake2} \hat{=} & \\
& \text{slcnt2} \neq 0 \wedge \\
& \text{nextp} + \#\{p : \text{PID} \mid 0 < \text{waitingtime2}(p) \leq \text{now?} \wedge \\
& \quad \text{next}^*(\{shd\} \setminus \{\text{nullpid}\}) - 1 < \text{maxs1} \wedge \\
& \{p : \text{PID} \mid 0 < \text{waitingtime2}(p) \leq \text{now?} \wedge \\
& \quad p \in \text{next}^*(\{shd\} \setminus \{\text{nullpid}\}) \\
& \quad \subseteq \text{next}^*(\{shd\} \setminus \{\text{nullpid}\})
\end{aligned}$$

$$\begin{aligned}
\text{SendMeToSleep2} \hat{=} & \\
& (\text{BadSleepTime} \wedge \text{SleepTooShort}) \\
& \vee (\text{ComputeWakeTime}[t?/stm?, cst/cst!] \wedge \\
& \quad \text{AddSleeper2}[cst/t?] \wedge \\
& \quad \text{SetStateToSleeping2}) \setminus \{cst\}
\end{aligned}$$

This expands into and simplifies to

SendMeToSleep2

Δ *SLEEPERS2*

Δ *PTAB2*

t?, now? : TIME

p? : PID

serr! : SYSERR

$$\begin{aligned}
& (t? = 0 \wedge \text{serr!} = \text{sleepimetooshort}) \\
& \vee (\text{slcnt2} < \text{maxslps2} \wedge \\
& \quad (\text{shd} = p? \vee \\
& \quad \quad (\exists k : \mathbb{N} \bullet \\
& \quad \quad \quad 0 < k \wedge k \leq \#\text{next}^+(\{shd\} \setminus \{\text{nullpid}\}) \wedge \\
& \quad \quad \quad \text{next}^k(\text{shd}) = p)) \wedge \\
& \quad \text{serr!} = \text{alreadyasleep}) \\
& \vee (\text{shd} \neq p? \wedge p? \notin \text{next}^+(\{shd\} \setminus \{\text{nullpid}\}) \wedge \\
& \quad \text{wakingtime2}' = \text{wakingtime2} \oplus \{p? \mapsto t? + \text{now?}\} \wedge \\
& \quad \text{slcnt2}' = \text{slcnt2} + 1 \wedge \\
& \quad ((\text{shd} = \text{nullpid} \wedge \text{shd}' = p? \wedge \text{send}' = p? \wedge \\
& \quad \quad \text{next}' = \text{next} \oplus \{p? \mapsto \text{nullpid}\}) \\
& \quad \vee (\text{shd}' = p? \wedge \text{next}' = \text{next} \oplus \{p? \mapsto \text{shd}\})) \\
& \quad \wedge \text{state2}' = \text{state2} \oplus \{p? \mapsto \text{pssleeping}\} \\
& \quad \wedge \text{serr!} = \text{sysok})) \\
& \vee \text{serr!} = \text{toomanysleepers})
\end{aligned}$$

This is interesting because $shd = p? \vee p? \in next^+(\{shd\}) \setminus \{nullpid\}$ is equivalent to $p? \in next^*(\{shd\}) \setminus \{nullpid\}$.

pre *SendMeToSleep2* $\hat{=}$
 $t? = 0$
 $\vee (shd = p? \vee$
 $(\exists k : \mathbb{N} \bullet$
 $0 < k \wedge k \leq \#next^+(\{shd\}) \setminus \{nullpid\} \wedge$
 $next^k(shd) = p))$
 $\vee slcnt2 < maxslps2$

AbsSLEEPERS2

SLEEPERS1

SLEEPERS2

$maxslprs2 = maxslprs1$

$dom slps1 \subseteq dom next$

$ran slps1 \subseteq ran next$

$slscnt2 = slscnt1$

$dom slps1 = next^*(\{shd\}) \setminus \{nullpid\}$

$\forall p : PID \bullet$

$p \in dom slps1 \Rightarrow$

$slps1(p) = next(p)$

$shd = hds$

$send = ends$

Theorem 53.

$\forall SLEEPERS1'; SLEEPERS2' \bullet$

$SLEEPERSInit2 \wedge AbsSLEEPERS2' \Rightarrow SLEEPERSInit1$

PROOF. By the abstraction relation, $maxslprs2' = maxslps1'$, and since $maxslprs2' = smax?$, we may infer $maxslps1' = smax?$.

Again, by the abstraction relation, $slcnt2' = slcnt1'$, and since $slcnt2' = 0$, we are entitled to infer that $slcnt1' = 0$.

We deal with *hds* and *ends* as follows. The abstraction relation states that $hds' = shd$ and $shd' = nullpid$, so $hds' = nullpid$ by the transitivity of identity. Given that $shd' = nullpid \Rightarrow send' = nullpid$ and, by the abstraction relation, $send' = ends'$, Modus Ponens allows us to infer that $ends' = nullpid$. By transitivity of identity, we have the desired $shd' = ends' = nullpid$. \square

Theorem 54.

$\forall SLEEPERS1; SLEEPERS2; now? : TIME \bullet$

$pre FindAndWake1 \wedge AbsSLEEPERS2 \Rightarrow pre FindAndWake2$

PROOF.

pre $FindAndWake1 \hat{=}$
 $slcnt1 \neq 0$
 $nxtp + \#\{p : PID \mid p \in \text{dom } slps1 \wedge 0 < \text{waitingtime1}(p) \leq \text{now?}\} < \text{maxs1}$
 $\{p : PID \mid p \in \text{dom } slps1 \wedge 0 < \text{waitingtime1}(p) \leq \text{now?}\} \subseteq \text{dom } slps1$

pre $FindAndWake2 \hat{=}$
 $slcnt2 \neq 0 \wedge$
 $nxtp + \#\{p : PID \mid 0 < \text{waitingtime2}(p) \leq \text{now?} \wedge$
 $\quad \text{next}^*(\{shd\} \setminus \{nullpid\}) - 1 < \text{maxs1} \wedge$
 $\{p : PID \mid 0 < \text{waitingtime2}(p) \leq \text{now?} \wedge$
 $\quad p \in \text{next}^*(\{shd\} \setminus \{nullpid\})$
 $\quad \subseteq \text{next}^*(\{shd\} \setminus \{nullpid\})$

The abstraction relation, $AbsSLEEPERS2$ gives the relevant identities. By a previous result, we have it that $p \in \text{dom } slps1 \Leftrightarrow p \in slps$ and $slps \subset \text{used}$ and $nxtp \# \text{next}^*(\{shd\} \setminus \{nullpid\}) = \text{dom } slps1$, so the refinement of waitingtime1 is correct. The remainder of the proof is immediate. \square

Theorem 55.

$\forall SLEEPERS1; SLEEPERS1'; SLEEPERS2; SLEEPERS2';$
 $\quad \text{now?} : \text{TIME}; \text{serr!} : \text{SYSERR} \bullet$
 $\text{pre } FindAndWake1 \wedge$
 $\quad AbsSLEEPERS2 \wedge$
 $\quad AbsSLEEPERS2' \wedge$
 $\quad FindAndWake2$
 $\Rightarrow FindAndWake1$

PROOF. By the predicate of $AbsSLEEPER2$, $slcnt2 = slcnt1$, so $slcnt2 \neq 0$ implies $slcnt1 \neq 0$. By that same predicate, $\text{next}^*(\{shd\} \setminus \{nullpid\}) = \text{dom } slps1$, so $p \in \text{next}^*(\{shd\} \setminus \{nullpid\})$ implies that $p \in \text{dom } slps1$.

Next, it is clear that $\text{next}^*(\{freehd\} \setminus \{nullpid\}) = \text{dom } slps1$ by the predicate of the abstraction relation $AbsSLEEPERS2$ and that $\text{dom } slps1 = slps$ by $AbsSLEEPERS1$ and $slps \subset \text{used}$, $p \in \text{next}^*(\{freehd\} \setminus \{nullpid\})$ (*) implies that $0 < \text{waitingtime2}(p) \leq \text{now?}$ implies $0 < \text{waitingtime1}(p) \leq \text{now?}$.

The removal of p from the list of sleepers is given, in $FindAndWake2$, as

$(p = shd \wedge shd' = \text{next}(shd))$
 $\vee (\exists p_1 : PID \bullet$
 $\quad \text{next}(p_1) = p \wedge$
 $\quad \text{next}' = \text{next} \oplus \{p_1 \mapsto \text{next}(p)\})$

It is clear that each should be taken separately (and an appeal to \vee -I would be made if one wanted a fully formal proof).

By the predicate of the schema $AbsSLEEPERS2$, $hds = shd$ and by the predicates of both $AbsSLEEPERS2$ and $AbsSLEEPERS2'$, $shd' = next(shd) = slps1(hds) = hds'$. The identity $next(shd) = slps1(hds)$ is justified by the observation that

$$hds \in next^*(\{hds\}) \setminus \{nullpid\} = \text{dom } slps1$$

Next, the existential contains $next' = next \oplus \{p_1 \mapsto next(p)\}$. This implies that $p \notin \text{dom } next'$ and, by $AbsSLEEPERS2'$, $next'(p) = slps1'(p)$, for all $p \in \text{dom } slps1'$ (or equivalently, $p \in next^*(\{shd\}) \setminus \{nullpid\}$). For $p \notin \text{dom } slps1'$ and $p \in \text{dom } slps1$ both to be true, it must be the case that $\text{dom } slps1' = (\text{dom } slps1) \setminus \{p\}$ which is equivalent to $slps1 \setminus \{p\}$ and $slps1 \setminus \{p\} = slps1'$.

By the abstraction relations, $slcnt2 = slcnt1$ and $slcnt2' = slcnt1'$, so $slcnt2' = slcnt2 - 1 = slcnt1 - 1 = slcnt1'$.

The update of $waitingtime2$ and $state2$ can be handled in a simple way. The chain of equivalences * above is required.

Finally, $MakeReady1$, as observed elsewhere is defined in terms of promotion and its refinement has already been undertaken.

□

Theorem 56.

$$\forall SLEEPERS1; SLEEPERS2; p? : PID; t?, now? : TIME \bullet \\ pre \text{ SendMeToSleep1} \wedge AbsSLEEPERS1 \Rightarrow pre \text{ SendMeToSleep2}$$

PROOF. We have

$$\begin{aligned} pre \text{ SendMeToSleep1} &\hat{=} t? = 0 \\ &\vee slcnt1 < maxslps1 \\ &\vee p? \notin \text{dom } slps1 \\ pre \text{ SendMeToSleep2} &\hat{=} \\ &t? = 0 \vee slcnt2 < maxslps2 \vee \\ &p? \notin next^*(\{shd\}) \setminus \{nullpid\} \end{aligned}$$

The abstraction relation states that $slcnt1 = slcnt2$ and that $maxslps1 = maxslps2$. Furthermore, $next^*(\{shd\}) \setminus \{nullpid\} = \text{dom } slps1$. □

Theorem 57.

$$\begin{aligned} \forall SLEEPERS1; SLEEPERS1'; SLEEPERS2; SLEEPERS2'; \\ p? : PID; t?, now? : TIME; serr! : SYSERR \bullet \\ pre \text{ SendMeToSleep1} \wedge \\ AbsSLEEPERS2 \wedge \\ AbsSLEEPERS2' \wedge \\ \text{SendMeToSleep2} \\ \Rightarrow \text{SendMeToSleep1} \end{aligned}$$

PROOF. We can ignore with impunity the first conjunct ($t? = 0 \wedge serr! = sleeptimetooshort$).

By the predicate of *AbsSLEEPERS2*, we have $slcnt2 = slcnt1$ and $maxslps1 = maxslps2$, so $slcnt2 < maxslps2 \Leftrightarrow slcnt1 < maxslps1$.

The guard

$$shd = p? \vee p? \in next^*(\{shd\} \mid) \setminus nullpid\}$$

implies

$$p? \in next^*(\{shd\} \mid) \setminus nullpid\}$$

which, in turn, by the predicate of *AbsSLEEPERS2*, implies that $p? \in \text{dom } slps1$.

If $shd = nullpid$, $next^*(\{shd\} \mid) \setminus nullpid\} = \emptyset$, which implies that $\text{dom } slps1 = \emptyset$. We now reason as follows.

$$\begin{aligned} next' &= next \oplus \{p? \mapsto nullpid\} \\ &= slps1 \oplus \{p? \mapsto nullpid\}, && \text{since } \text{dom } slps1 = \emptyset \\ &= slps1' \end{aligned}$$

The last step is justified by *AbsSLEEPERS2'*.

In addition, we have

$$\begin{aligned} next' &= next \oplus \{send \mapsto p?, p? \mapsto nullpid\} \\ &= slps1 \oplus \{endss \mapsto p?, p? \mapsto nullpid\}, && \text{since } send = ends \\ &= slps1' \end{aligned}$$

The last step is, once more, justified by *AbsSLEEPERS2'*.

Since $p?$ is not an element of the free chain, the proof of $wakingtime2' = wakingtime1'$ and $state2' = state1'$ is straightforward.

In the final section, it will become clear that we are justified in assuming that $p?$ is not on the free chain. \square

The operations and data structures derived in this section can now be translated directly into executable code.

3.12 User Interface

Here, the interface operations are defined. These are the operations that constitute the system as far as user processes are seen.

3.12.1 System Initialisation

This consists of

- Creation and initialisation of process table (*PTAB*);
- Creation of idle (null) process
- Initialisation of scheduler
- Initialisation of semaphore table
- Initialisation of sleeper list

This operation creates the idle process (variously called “null process” or “idle process”).

$$\begin{aligned} CreateNullProcess &\hat{=} \\ &\exists st : PSTATE; pr : PPRIO \bullet \\ &\quad st = psready \wedge \\ &\quad pr = minprio \wedge \\ &\quad AddPD[st/st?, pr/pr?] \wedge \\ &\quad InitProcessStack \end{aligned}$$

It expands into

$\begin{aligned} &CreateNullProcess \\ &\Delta PTAB \\ &p! : PID \\ &serr! : SYSERR \\ &((used \subset PID \wedge \\ &\quad p! \notin used \wedge \\ &\quad used' = used \cup \{p!\} \wedge \\ &\quad p! \in used' \wedge \\ &\quad prio' = prio \cup \{p! \mapsto pr\} \wedge \\ &\quad state' = state \cup \{p! \mapsto st\} \wedge \\ &\quad smsg' = smsg \cup \{p? \mapsto nullmsg\} \wedge \\ &\quad wakingtime' = wakingtime \cup \{p! \mapsto 0\} \wedge \\ &\quad InitProcessStack \wedge \\ &\quad serr! = sysok) \\ &\vee serr! = pdinuse) \\ &\vee serr! = ptabful \end{aligned}$
--

The update of *state* by the addition of *p!* satisfies the update condition for *prio* (etc.) as already noted. This is because the *AddPD* operation is a sequential composition and what would be the intermediate state, *used''*, is identical to the after state, *used'*, because it is not further updated.

The *InitProcessStack* operation is defined below when discussing the creation of new processes in general.

The definition of *CreateNullProcess* is just a substitution instance of *AddPD*. The refinement of this operation is just the refinement of *AddPD* suitably instantiated.

$$\begin{aligned}
SystemInit &\hat{=} \\
&PTABInit \\
&\wp(TIMESINCEBOOTInit \wedge CLOCKTIMEInit) \\
&\wp(CreateNullProcess[ipid/p!, err/serr!] \wedge \\
&\quad ((IsSysOk \wedge SCHEDInit[ipid/p?] \wedge SEMATABInit) \\
&\quad \vee ReturnSysErr[err/terr?])) \setminus \{ipid, err\} \\
&\wp ExitCritical
\end{aligned}$$

After re-arrangement, the predicate simplifies to

$$\begin{aligned}
tnow' &= 0 \\
secs' &= 0 \\
mins' &= 0 \\
hrs' &= 0 \\
curr' &= minpid \\
prev' &= minpid \\
iprc' &= ipid \\
sq'.pq &= \langle \rangle \\
semasinuse' &= \emptyset \\
used' &= \{ipid\} \\
prio' &= \{ipid \mapsto pr?\} \\
state' &= \{ipid \mapsto st?\} \\
smsg' &= \{ipid \mapsto nullmsg\} \\
wakingtime' &= \{ipid \mapsto 0\}
\end{aligned}$$

The assignment to $prio'$, $state'$, $smsg'$ and $wakingtime'$ are justified by the fact that $\text{dom } prio' = \text{dom } state' = \text{dom } smsg' = \text{dom } wakingtime' = used'$ and $used' = \{ipid\}$. The initialisation of the scheduler is obtained by expanding $\theta PRIOQInit$ to $sq'.pq = \langle \rangle$.

Some of the components of the definition of $SystemInit$ do not refine. Removing them, the following is revealed

$$\begin{aligned}
&PTABInit \\
&\wp CreateNullProcess \\
&\wp SEMATABInit
\end{aligned}$$

This forms the core of the refinement. (For verification purposes, the invariant components can be added and checked that the result satisfies the refinement homomorphism)

The initial process is the one that is started first. More important, it is the root process and is responsible for the creation of all processes in the system.

$$\begin{aligned}
CreateInitialProcess &\hat{=} \\
&NewProcess \\
&\wp SchedNext
\end{aligned}$$

Since *SchedNext* is defined in terms of a promotion, the refinement of *NewProcess* is the central aspect. The refinement of this operation is discussed in the next subsection.

3.12.2 Process Creation

Process creation involves:

- Adding a descriptor to the process table
- Insertion of process reference in scheduler queue (*MakeReady*)

With the exception of the null (idle) and initial processes, each process is created by some other process. The other process, the parent, must be the currently executing process, of course, when the operation is performed. This has the consequence that the *NewProcess* operation can handle errors in any way it sees fit. It also means that there is no need to obtain the identifier of the current process before doing anything else.

It should be noted that the entire operation is wrapped in an *EnterCritical*, *LeaveCritical* pair. These operations disable and enable interrupts, respectively.

$$\begin{aligned}
 \textit{NewProcess} &\hat{=} \\
 &\textit{EnterCritical} \\
 &(\exists st : \textit{PSTATE} \mid st = \textit{psready} \bullet \\
 &\quad (\textit{AddPD}[\textit{mypid!}/p!, \textit{err}/\textit{serr!}] \wedge \\
 &\quad \textit{InitProcessStack} \\
 &\quad \quad \mathcal{g}((\textit{IsSysOk}[\textit{err}/\textit{serr!}] \wedge \textit{MakeReady}[\textit{mypid!}/p?, \textit{err}/\textit{serr!}] \wedge \textit{SysOk}) \\
 &\quad \quad \vee \textit{ReturnSysErr}[\textit{err}/\textit{terr?}])) \setminus \{\textit{err}\}) \\
 &\quad \mathcal{g}\textit{ExitCritical}
 \end{aligned}$$

As far as the refinement process is concerned, this operation is the reason for our making the assumption $p? \in \textit{used}$ above; every process must be created by the above operation and it ensures that $p \in \textit{used}$ holds, for all newly allocated p . Below, we are able to discharge the assumption.

The last definition expands and simplifies to

$$\begin{aligned}
 &((\textit{used} \subset \textit{PID} \wedge \\
 &\quad (\textit{mypid!} \notin \textit{used} \wedge \\
 &\quad \quad \textit{used}' = \textit{used} \cup \{\textit{mypid!}\} \wedge \\
 &\quad \quad \textit{prio}' = \textit{prio} \oplus \{\textit{mypid!} \mapsto \textit{pr?}\} \wedge \\
 &\quad \quad \textit{smsg}' = \textit{smsg} \oplus \{\textit{mypid!} \mapsto \textit{nullmsg}\} \wedge \\
 &\quad \quad \textit{wakingtime}' = \textit{wakingtime} \oplus \{\textit{mypid!} \mapsto 0\} \wedge \\
 &\quad \quad \textit{InitProcessStack} \wedge \\
 &\quad \quad \textit{state}' = (\textit{state} \oplus \{\textit{mypid} \mapsto \textit{st?}\}) \oplus \{\textit{mypid!} \mapsto \textit{psready}\} \wedge \\
 &\quad \quad ((\textit{pq} = \langle \rangle \wedge \textit{pq}' = \langle p? \rangle \wedge \textit{serr}' = \textit{sysok}))
 \end{aligned}$$

$$\begin{aligned}
& \vee (((\#pq < maxs \wedge \\
& \quad ((prio(p?) \leq prio(head\ pq) \wedge pq' = \langle p? \rangle \wedge pq) \\
& \quad \vee (prio(last\ pq) < prio(p?) \wedge pq' = pq \wedge \langle p? \rangle)) \\
& \quad \vee (\exists s_1, s_2 : seq\ PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \wedge s_2 = pq \bullet \\
& \quad \quad prio(last\ s_1) < prio(p?) \wedge \\
& \quad \quad prio(p?) \leq prio(head\ s_2) \wedge \\
& \quad \quad pq' = s_1 \wedge \langle p? \rangle \wedge s_2)) \wedge \\
& \quad serr! = sysok)) \\
& \vee serr! = schedqfull)) \\
& \vee serr! = pdinuse)) \\
& \vee serr! = ptabful)
\end{aligned}$$

The *NewProcess* operation is called by the initial process to create processes. The precondition is

$$pre\ NewProcess \hat{=} used \neq PID \wedge \#pq < maxs$$

The first conjunct is derived from $used \subset PID$, note.

Again, some of the components do not refine. This implies that the refinement process should be in terms of

$$AddPD \text{;} MakeReady$$

This expands into

$$\begin{aligned}
& AddPD \text{;} \\
& \quad SetStateToReady \wedge \\
& \quad \exists \Delta PRIOQ \bullet \\
& \quad \Phi SCHED \wedge MakeReady
\end{aligned}$$

This is a refinement and the refinement of *MakeReady* has already been undertaken. Furthermore, the refinement of *MakeReady* in this context involves the substitution of a value ($p?$) whose priority is not affected by that operation. It appears logical, therefore, to concentrate on the composition

$$AddPD \text{;} SetStateToReady$$

It should be noted that $mypid! \in used$, so *SetStateToReady* is valid in this case.

The *InitProcessStack* is a low-level operation that is hardware-specific. On the Intel IA32 processor, for example, this operation would first simulate a procedure call (so that any parameters can be passed to the new process); next, it would push a dummy flags register (set to denote interrupted code), followed by a word containing the offset of the code segment in a table (the TSS), then the entry point of the process; the eight 0s (one per register) are then pushed onto the stack and the operation is ready. On other machines, this operation would be different, hence the reason for merely stating its specification in English. (But note that we *could* specify it formally—all of the concepts are readily amenable to formalisation.)

3.12.3 Process Management

Here, we deal with

- Self-suspension
- Sleep
- Termination

All process-management operations are performed by the currently executing process. This has the consequence that any errors must be handled either by the process itself or just left for something else to pick them up. In addition, the operations must be wrapped inside the operations that disable and then enable interrupts. The reason for this is that the operation must be atomic as far as other processes are concerned.

As will be seen, a useful property of both *EnterCritical* and *ExitCritical* is that they can be omitted when calculating preconditions. The reason for this is that they only affect the *after* state. Here, again, is the definition of *EnterCritical*, by way of example:

EnterCritical
ΔHW
$intflg' = on$

The predicate of this schema reduces to *true* when existentially quantified and then simplified.

The *SuspendSelf* operation suspends its caller. It is the *SuspendMe* operation wrapped in the interrupt disable/enable operations.

$$\begin{aligned}
 \text{SuspendSelf} &\hat{=} \\
 &\quad \text{EnterCritical} \\
 &\quad \text{\textcircled{;}} \text{SuspendMe} \\
 &\quad \text{\textcircled{;}} \text{ExitCritical}
 \end{aligned}$$

Given the property of the interrupt-flag manipulation operations, we can express the precondition immediately

$$\text{pre } \text{SuspendSelf} \hat{=} \text{pre } \text{SuspendMe}$$

The critical-section operations do not refine (or, more correctly, refine to themselves), so *SuspendSelf* refines to *SuspendMe*. The *SuspendMe* operation, however, is defined as the composition of *SCHED* operations (which refine to themselves) and *SCHED* operations defined in terms of promotion. This implies that the refinement of the *PRIQ* operations has already been performed, so there is nothing left to be done here.

The *SendSelfToSleep* operation puts the caller to sleep for a period determined by a parameter to the operation.

$$\begin{aligned}
SendSelfToSleep &\hat{=} \\
&EnterCritical \\
&\wp((CurrentProcessId[c/p!] \wedge \\
&\quad TimeNow[t/tn!] \wedge \\
&\quad SendMeToSleep[c/p?, t/tnow?]) \setminus \{c, t\} \\
&\wp SchedNext) \\
&\wp ExitCritical
\end{aligned}$$

The precondition is given by the next definition

$$pre\ SendSelfToSleep \hat{=} pre\ SendMeToSleep \wedge pre\ SchedNext$$

The precondition can be written thus because its components contain disjoint sets of variables.

The definition again involves components that do not refine, so refinement should concentrate on

$$\begin{aligned}
&(CurrentProcessId[c/p!] \wedge \\
&\quad TimeNow[t/tn!] \wedge \\
&\quad SendMeToSleep[c/p?, t/tnow?]) \setminus \{c, t\} \\
&\wp SchedNext
\end{aligned}$$

Since *TimeNow* does not refine any further, this can be simplified to

$$\begin{aligned}
&(CurrentProcessId[c/p!] \wedge SendMeToSleep[c/p?, tnow/tnow?]) \setminus \{c\} \\
&\wp SchedNext
\end{aligned}$$

where the substitution (not strictly Z) $[tnow/tnow?]$ merely substitutes the current value of the clock from the global variable. (The precondition of *TimeNow* is *true*, in any case.)

We begin with

$$(CurrentProcessId[c/p!] \wedge SendMeToSleep[c/p?, tnow/tnow?]) \setminus \{c\}$$

but this is just a substitution instance of *SendMeToSleep* and this operation has already been refined.

When a process is terminated by some external agency (but not an error—this kernel is too simple) or by calling *TerminateSelf*, its state has to be set to *psterm*.

$$\begin{aligned}
SetProcessStateToTerminated &\hat{=} \\
&\exists st : PSTATE \mid st = psterm \bullet \\
&\quad SetProcState[st/st?]
\end{aligned}$$

This expands into

$ \begin{aligned} &SetProcessStateToTerminated \\ &\Delta PTAB \\ &p? : PID \end{aligned} $
$state' = state \oplus \{p? \mapsto psterm\}$

The termination operation is now defined. Clearly, it is only called by the currently executing process. In this system, it is not possible for one process directly to terminate another. Each process is responsible for freeing the resources it holds.

$$\begin{aligned} \text{TerminateSelf} &\hat{=} \\ &\text{EnterCritical} \\ &\quad \wp((\text{CurrentProcessId}[c/p!] \wedge \\ &\quad \quad \text{SetProcessStateToTerminated}[c/p?]) \\ &\quad \quad \wp \text{DelPD}[c/p?] \setminus \{c\} \\ &\quad \quad \wp \text{SchedNext} \end{aligned}$$

This is

$\begin{aligned} &\text{TerminateSelf} \\ &\Xi \text{SCHEM} \\ &\Delta \text{PTAB} \\ &\text{serr!} : \text{SYSERR} \end{aligned}$
$\begin{aligned} &\exists c : \text{PID} : \text{PTAB} \bullet \\ &\quad \text{curr} = c \wedge \\ &\quad (\text{state}'' = \text{state} \oplus \{c \mapsto \text{psterm}\} \wedge \\ &\quad \quad c \in \text{used} \wedge \\ &\quad \quad \text{used}' = \text{used} \setminus \{c\} \wedge \\ &\quad \quad \text{serr!} = \text{sysok}) \\ &\quad \vee \text{serr!} = \text{unusedpd} \\ &\wp \text{SchedNext} \end{aligned}$

This is equivalent to

$$\begin{aligned} &\exists \text{PTAB} \bullet \\ &\quad \text{state}'' = \text{state} \oplus \{\text{curr} \mapsto \text{psterm}\} \wedge \\ &\quad (\text{curr} \in \text{used} \wedge \\ &\quad \quad \text{used}' = \text{used} \setminus \{\text{curr}\} \wedge \\ &\quad \quad \text{serr!} = \text{sysok}) \\ &\quad \vee \text{serr!} = \text{unusedpd} \\ &\wp \text{SchedNext} \end{aligned}$$

and to

$\begin{aligned} &\text{TerminateSelf} \\ &\Delta \text{PTAB} \\ &\text{serr!} : \text{SYSERR} \end{aligned}$
$\begin{aligned} &((\text{state}' = \text{state} \oplus \{\text{curr} \mapsto \text{psterm}\} \wedge \text{curr} \in \text{used} \wedge \text{used}' = \text{used} \setminus \{\text{curr}\} \wedge \\ &\quad \quad \text{serr!} = \text{sysok}) \\ &\quad \vee \text{serr!} = \text{unusedpd}) \\ &\wp \text{SchedNext} \end{aligned}$

The precondition can be written as

pre $TerminateSelf \hat{=} curr \in used \wedge pre\ SchedNext$

or as

pre $TerminateSelf \hat{=}$
 $curr \in used \wedge$
 $curr = iprc$
 $\vee sq.pq = \langle \rangle$
 $\vee (state(curr) \neq psteady \vee state(curr) \neq pstrunning$
 $\vee prio(head\ sq.pq) < prio(curr))$

The operation refines as follows. It can be seen that the definition involves components that can not be further refined. This suggests that the refinement be of

$SetProcessStateToTerminated[curr/p?]$
 $\S DelPD[curr/p?]$

The refinement of $SchedNext$ is that of a promotion, so it can be removed from the process.

First, the following operation is required.

$SetProcessStateToTerminated1$ $\Delta PTAB$ $p? : PID$
$state1' = state1 \oplus \{p? \mapsto psterm\}$

$TerminateSelf1 \hat{=}$
 $EnterCritical$
 $\S((CurrentProcessId[c/p!] \wedge$
 $SetProcessStateToTerminated1[c/p?])$
 $\S FreePID1[c/p?] \setminus \{c\}$
 $\S SchedNext1$

The inner composition expands into, after use of the one-point rule, is

$state1' = state \oplus \{curr \mapsto psterm\} \wedge$
 $((dom\ freech = \emptyset \wedge$
 $freech' = freech \cup \{curr \mapsto nullpid\} \wedge$
 $endfree' = curr \wedge$
 $hdfree' = curr \wedge$
 $serr! = sysok)$
 $\vee (curr \notin dom\ freech \wedge$
 $freech' = (freech \oplus \{endfree \mapsto curr\}) \cup \{curr \mapsto nullpid\} \wedge$
 $endfree' = curr \wedge$
 $serr! = sysok))$
 $\vee serr! = usedpd$

In this kernel, process can change their priority. The following is the definition of this operation.

$$\begin{aligned} \text{ChangeMyPriority} &\hat{=} \\ &\text{EnterCritical} \\ &\quad \wp(\text{CurrentProcessId}[c/p!] \wedge \text{SetProcPrio}[c/p?]) \setminus \{c\} \\ &\quad \wp\text{ExitCritical} \end{aligned}$$

This definition expands into the following schema:

$\begin{aligned} &\text{ChangeMyPriority} \\ &\Delta\text{HARDWARE} \\ &\Delta\text{PTAB} \\ &pr? : \text{PPRIO} \end{aligned}$
$\begin{aligned} &\text{EnterCritical} \\ &\wp(\exists c : \text{PID} \bullet \\ &\quad c = \text{curr} \wedge \\ &\quad \text{prio}' = \text{prio} \oplus \{c \mapsto pr?\}) \\ &\wp\text{ExitCritical} \end{aligned}$

which simplifies, using the one-point rule, to

$\begin{aligned} &\text{ChangeMyPriority} \\ &\Delta\text{HARDWARE} \\ &\Delta\text{PTAB} \\ &pr? : \text{PPRIO} \end{aligned}$
$\begin{aligned} &\text{EnterCritical} \\ &\wp\text{prio}' = \text{prio} \oplus \{\text{curr} \mapsto pr?\} \\ &\wp\text{ExitCritical} \end{aligned}$

The refinement of this operation has already been undertaken. It is the refinement of *SetProcPrio* (with the substitution of *curr* for *p?*).

Its first refinement is

$\begin{aligned} &\text{ChangeMyPriority1} \\ &\Delta\text{HARDWARE} \\ &\Delta\text{PTAB1} \\ &pr? : \text{PPRIO} \end{aligned}$
$\begin{aligned} &\text{EnterCritical} \\ &\wp\text{prio1}' = \text{prio1} \oplus \{\text{curr} \mapsto pr?\} \\ &\wp\text{ExitCritical} \end{aligned}$

The second refinement of *ChangeMyPriority* is

$\begin{array}{l} \textit{ChangeMyPriority2} \\ \Delta\textit{HARDWARE} \\ \Delta\textit{PTAB2} \\ pr? : \textit{PPRIO} \end{array}$
$\begin{array}{l} \textit{EnterCritical} \\ \wprio2' = prio2 \oplus \{curr \mapsto pr?\} \\ \wprio\textit{ExitCritical} \end{array}$

One way for a process to obtain its identifier is by calling the following operation:

$$\begin{array}{l} \textit{MyProcessId} \hat{=} \\ \textit{EnterCritical} \\ \wprio\textit{CurrentProcessId} \\ \wprio\textit{ExitCritical} \end{array}$$

This expands into

$\begin{array}{l} \textit{MyProcessId} \\ \Delta\textit{HARDWARE} \\ \Xi\textit{SCHED} \\ p! : \textit{PID} \end{array}$
$\begin{array}{l} \textit{EnterCritical} \\ p! = curr \\ \wprio\textit{ExitCritical} \end{array}$

This schema does not refine. The reason for this is that *SCHED* does not refine (although its component priority queue does).

3.12.4 Inter-process Communication and Synchronisation

This consists of semaphore operations:

- Allocate and initialise semaphores in semaphore table
- Wait
- Signal
- Deallocate semaphore

As noted above, it is always the current process that calls these operations. The use of *curr* is already handled in the semaphore operations *WaitSema* and *SignalSema* but not in the operations to allocate and deallocate semaphores in the semaphore table.

$$\begin{array}{l} \textit{AllocateSemaphore} \hat{=} \\ \textit{EnterCritical} \\ \wprio\textit{AllocSema} \\ \wprio\textit{ExitCritical} \end{array}$$

Apart from being wrapped in the interrupt flag operations, this operation is just *AllocSema*. It refines to *AllocSema1* and its precondition is

$$\text{pre } \textit{AllocateSemaphore} \hat{=} \text{pre } \textit{AllocSema}$$

$$\begin{aligned} \textit{DeallocateSemaphore} \hat{=} \\ & \textit{EnterCritical} \\ & \quad \textcircled{3} \textit{ReleaseSema} \\ & \quad \textcircled{3} \textit{ExitCritical} \end{aligned}$$

This refines to *ReleaseSema1* for reasons similar to that mentioned above. The precondition is, trivially,

$$\text{pre } \textit{DeallocateSemaphore} \hat{=} \text{pre } \textit{ReleaseSema}$$

The wait and signal operations on semaphores are, here, those defined in terms of the semaphore table. As will be remembered, wait and signal are provided by the semaphore table as promoted operations. There is no need to refine these operations because the semaphore table's refinement already takes care of them in the sense that the refinement of the table is independent of the refinement of the semaphore operations proper.

$$\begin{aligned} \textit{SemaphoreWait} \hat{=} \\ & \textit{EnterCritical} \\ & \quad \textcircled{3} \textit{STWaitSema} \\ & \quad \textcircled{3} \textit{ExitCritical} \end{aligned}$$

The precondition is unaffected by the locking operations

$$\text{pre } \textit{SemaphoreWait} \hat{=} \text{pre } \textit{SemaWait}$$

$$\begin{aligned} \textit{SemaphoreSignal} \hat{=} \\ & \textit{EnterCritical} \\ & \quad \textcircled{3} \textit{STSignalSema} \\ & \quad \textcircled{3} \textit{ExitCritical} \end{aligned}$$

$$\text{pre } \textit{SemaphoreSignal} \hat{=} \text{pre } \textit{SemaSignal}$$

The message operations

- Send synchronous message
- Receive synchronous message

are supported.

First, the send operation.

$$\begin{aligned}
SendSMsg &\hat{=} \\
&EnterCritical \\
&\quad \text{\textcircled{S}}(CurrentProcessId[c/p!] \wedge \\
&\quad\quad MakeMessage[c/sndr?] \wedge SendASynchMsg[c/p?, m/m?]) \setminus \{c, m\} \\
&\quad \text{\textcircled{S}}ExitCritical
\end{aligned}$$

Ignoring the critical-section operations (they refine to themselves, in any case), this partially expands into

$ \begin{aligned} &SendSMsg \\ &\Delta HARDWARE \\ &\Delta SCHED \\ &dest? : PID \\ &payload? : MDATA \end{aligned} $
$ \exists c : PID; m : MSG \mid c = curr \wedge m = mkmsg(curr, dest?, payload?) \bullet \\ SendASynchMsg[c/p?, m/m?] $

This particular schema expands into

$ \begin{aligned} &SendSMsg \\ &\Delta PTAB \\ &\Delta SCHED \\ &dest? : PID \\ &payload? : MDATA \\ &serr! : SYSERR \end{aligned} $
$ \begin{aligned} &(dest? \in used \wedge \\ &\quad ((state(dest?) = psreceiving \wedge \\ &\quad\quad (smsgs(dest?) = nullmsg \wedge \\ &\quad\quad\quad smsgs' = smsgs \oplus \{dest? \mapsto mkmsg(curr, dest?, payload?)\} \wedge \\ &\quad\quad\quad state' = state \oplus \{curr \mapsto pssending, dest? \mapsto psready\} \wedge \\ &\quad\quad\quad ((pq = \langle \rangle \wedge curr' = dest?) \\ &\quad\quad\quad \vee ((\#pq < maxs \wedge \\ &\quad\quad\quad\quad (prio(dest?) \leq prio(head pq) \wedge curr' = dest?) \\ &\quad\quad\quad\quad \vee (((prio(last pq) < prio(dest?) \wedge \\ &\quad\quad\quad\quad\quad pq' = (tail pq) \hat{\ } \langle dest? \rangle) \\ &\quad\quad\quad\quad\quad (\exists s_1, s_2 : seq PID \mid s_1 \neq \langle \rangle \wedge s_2 \neq \langle \rangle \wedge s_1 \hat{\ } s_2 = pq \bullet \\ &\quad\quad\quad\quad\quad\quad prio(last s_1) < prio(dest?) \wedge \\ &\quad\quad\quad\quad\quad\quad prio(dest?) \leq prio(head s_2) \wedge \\ &\quad\quad\quad\quad\quad\quad pq' = (tail s_1) \hat{\ } \langle dest? \rangle \hat{\ } s_2)) \wedge \\ &\quad\quad\quad\quad\quad\quad curr' = head pq) \wedge \\ &\quad\quad\quad\quad\quad\quad prev' = curr \wedge serr! = sysok) \\ &\quad\quad\quad\quad\quad\quad \vee serr! = schedqfull))) \\ &\quad \vee serr! = procalreadyhasmsg)) \end{aligned} $

$$\begin{aligned} & \vee serr! = destinationnotrcving)) \\ \vee serr! = badmsgdestination \end{aligned}$$

This is merely a substitution instance of the predicate of *SendASynchMsg*, so the refinement is identical to that of *SendASynchMsg*.

pre $SendSMsg \hat{=} SendASynchMsg$

Next, the receive operation.

$$\begin{aligned} RcvSMsg \hat{=} & \\ & EnterCritical \\ & \quad \mathfrak{g}(CurrentProcessId[c/p!] \wedge ReceiveSynchMsg[c/p?]) \setminus \{c\} \\ & \quad \mathfrak{g}ExitCritical \end{aligned}$$

The *RcvSMsg* schema is a substitution instance of *ReceiveSynchMsg*, so it has already been refined.

pre $RcvSMsg \hat{=} ReceiveSynchMsg$

Finally, an operation that first puts the calling process to sleep for a specified time and then tries to receive a message.

3.12.5 Clock Operations and the Clock ISR

In this section, we include the operations of the clock and the system operation *FindAndWake* an operation that is invoked on every clock tick.

The clock is intended as an interrupt-service routine that is executed whenever there is a clock interrupt. On activation, the time-denoting variables are updated and the list of waiting processes is searched to determine whether there are any processes to activate. These operations are performed when interrupts are disabled, so there is no need to put them in a critical section.

$$\begin{aligned} SystemClockOps \hat{=} & \\ & UpdateTIMESINCEBOOT \\ & \quad \mathfrak{g}(TimeNow[now/tn!] \wedge UpdateClockTime[now/t?] \wedge \\ & \quad \quad FindAndWake[now/now?]) \setminus \{now\} \end{aligned}$$

If an interrupt-service routine is required, here it is:

$CLOCKISR \hat{=} SystemClockOps$

The expansion of the definition of *SystemClockOps* is the following schema. This is again a case in which promotion does much of the work; the rest is handled by the fact that simple variables refine to themselves.

SystemClockOps

 Δ *TIMESINCEBOOT* Δ *CLOCKTIME* Δ *SLEEPERS* Δ *SCHEM* $tnow' = tnow + ticklength$ $\exists now : TIME \mid now = tnow' \wedge$ $((now \bmod tickspersec = 0) \wedge$ $((secs + 1 \bmod 60 = 0 \wedge$ $secs' = 0 \wedge$ $((mins + 1 \bmod 60 = 0 \wedge$ $mins' = 0 \wedge$ $hrs' = hrs + 1)$ $\vee mins' = mins + 1))$ $\vee secs' = secs + 1)) \wedge$ $slps \neq \emptyset \wedge$ $(\forall p : PID \mid p \in slps \wedge 0 < waitingtime(p) \leq now \bullet$ $slps' = slps \setminus \{p\} \wedge$ $waitingtime' = waitingtime \oplus \{p \mapsto 0\} \wedge$ $MakeReady[p/p?])$

This simplifies to

 $((tnow + ticklength \bmod tickspersec = 0) \wedge$ $((secs + 1 \bmod 60 = 0 \wedge secs' = 0 \wedge$ $((mins + 1 \bmod 60 = 0 \wedge mins' = 0 \wedge hrs' = hrs + 1)$ $\vee mins' = mins + 1))$ $\vee secs' = secs + 1)) \wedge$ $slps \neq \emptyset \wedge$ $(\forall p : PID \mid p \in slps \wedge 0 < waitingtime(p) \leq tnow + ticklength \bullet$ $slps' = slps \setminus \{p\} \wedge$ $waitingtime' = waitingtime \oplus \{p \mapsto 0\} \wedge$ $MakeReady[p/p?])$

3.12.6 Final Remarks

Some operations defined in this section cannot be further refined (e.g., the stack initialisation operation) but others can and their refinement has been outlined in this section. It is now an easy step to translate the resulting schemata results into executable code. We have, with this, concluded the refinement of the first kernel.

The Separation Kernel

The next refinement is of a *Separation Kernel*. The Separation Kernel is an architecture introduced by John Rushby as an architecture of cryptographic and other secure applications [11].

The purpose of this chapter is to describe the architecture and to outline its refinement.

4.1 Basic Architecture

The architecture of the Separation Kernel is simple. It is a single-processor model of a distributed system in which all user processes are separated in time and space from each other. In a distributed system, the execution of each process takes place in a manner independent of any other. Processes can wait for data inputs, particularly inputs from communications channels. For the remainder of the time, the component processes execute at rates independent of all others. There is, in a distributed system, temporal separation between the execution of one process and all other processes. Separation in space means that the processes constituting a distributed system each have their own disjoint address spaces. If two address spaces are disjoint, it is not possible for one process directly to write to the address space of any other process.

The Separation Kernel is based on these two fundamental observations. Separation in time results from the fact that no two processes can be active at exactly the same time. Furthermore, if processes communicate using asynchronous channels, no synchronisation points are required, so processes can proceed at their own rate. Separation in space results from the fact that processes are allocated their own disjoint address spaces.

Temporal separation can be enforced by the system's scheduler and by a message-passing system. On a uni-processor system, the scheduler ensures that only one process executes at any time and executions are interleaved in time. The length of time during which any process will be executing (be

active) depends upon the scheduling algorithm and, as will be seen, the algorithm proposed by Rushby is particularly simple. In addition, the use of asynchronous messages means that processes do not synchronise during the exchange of messages, although they are permitted to wait for responses or results to be returned. Even in the case of waiting for a response, the waiting state depends upon the algorithms used to implement processes, not upon the underlying system.

Spatial separation can be enforced by segmentation. Most processors supporting segmented address spaces also have mechanisms for detecting and reacting to attempts by one process to access the segments of another. On the Intel IA32 and IA64 machines, for example, attempts to cross segment boundaries causes a hardware exception; a handler can be provided to handle the exception by, for example, killing the offending process. Each process is, therefore, allocated one or more segments. Should a process, either by error or through malice, attempt to address a location in another process' segments, the hardware should cause an exception to be raised. This permits the kernel to detect such illegal accesses and to perform some action.

The original proposal for the Separation Kernel was included the stipulation that a round-robin scheduler would be adequate. The round-robin scheme can be used in real-time applications because of its simplicity; it can also be used to simulate distributed systems because processes only enter the queue when they are ready to execute. Temporal separation is supported by the fact that, under pure round-robin, there is no *a priori* limit to the length of the period during which a process can execute. In many systems, timeslicing is used to share the processor between processes; each process is permitted to execute for a defined period of time and, when this period is exhausted, the process is suspended and another continues its execution. The property that round-robin scheduling allows processes to execute for indefinite periods must be qualified. Processes execute until such time as they are no longer able to continue and at such a time, they must relinquish the processor. Processes relinquish the processor either on a purely voluntary basis by executing a voluntary suspension operation or by executing some other operation whose definition includes the an operator that suspends the caller. The primitive that sends messages might suspend the caller, for example.

It should be clear that the kernel must reside in an address space that is disjoint from all user address spaces. This ensures that the kernel is protected against malicious processes. Furthermore, it is also separated in time because, by definition, it executes only when processes do not. In order to enforce the spatio-temporal separation of the kernel, it is essential to define a clean interface between it and user processes.

4.2 Extending the Architecture

The Separation Kernel defines a basic and simple set of mechanisms for managing secure applications. It makes a distinction between trusted software (the kernel) and untrusted software (applications in user processes). The architecture requires some extension in order to include devices such as communications lines, printers and so on.

The US National Security Agency has produced an extension to the Separation Kernel architecture [10] so that device handling can be included. This introduces the concept of “trusted” code into the system. The context in which trusted code is introduced is the following. The document [10] assumes that the kernel proper is formally specified and that its properties are therefore well understood. Because it is formally specified, it is completely trusted. User processes are completely untrusted; this is because they are not under the control of the developers of the kernel and are assumed not to have been formally constructed. There is no control, it is assumed, over the content of user processes. Device processes (drivers and associated support code) require greater access to kernel facilities and might have to do such things as allocating their own storage, directly accessing the scheduler queues, and so on. This has the implication that devices should only be introduced into a secure system if they are trusted to a much greater extent than user code. The production of device-related code must be carefully controlled. Ideally, this code would be constructed using formal methods. One reason for assuming that it is not so constructed is the range of possible hardware that any implementation of the Separation Kernel can control (this is quite reasonable—it is a constraint adopted for the work reported in this book and was also adopted in our [4]). A second reason is that the NSA probably do not believe that device-handling code *can* be constructed formally—our opinion is at variance with theirs (and we have unpublished cases that tend to support our position). No matter what the reason, it is important that device-handling code should be trusted.

It is important, then, to support device-handling code. This kind of code needs to be fast and it needs access to low-level facilities. One way to support device-handling is to make the kernel open. This subverts the whole project. Instead, it is better to define and formally construct an interface to the kernel for use by device-handling code. The interface should only give device code access to a minimal set of services. In particular, it should define operations that

- Pass parameters from and to requesting user processes.
- Allow device-handling processes to suspend themselves.
- Cause device-handling processes to become active (i.e., to enter the scheduler’s queue of processes ready to execute).

In addition, it should be possible to determine whether the services requested by user processes correspond to what is possible.




Fig. 4.1. *Devices and interfaces in the Separation Kernel.*

This is the approach adopted in this book. A set of operations is defined that provide exactly those capabilities listed above. In addition, devices are represented by “device numbers” as far as user processes are concerned. The kernel maps device numbers to actual devices, thus decoupling device (service) naming from the devices themselves (it also allows for some flexibility in the kernel). Some might object that device numbers are a low-level representation. The reply is that user processes use library calls to request such services; the bottom level of such libraries will use device numbers, not the higher levels and not user code.

4.3 Summary

The Separation Kernel can be summarised as follows

- A segmented main store that is supported by the processor hardware.
- A round-robin scheduling régime.
- Natural-break scheduling by user and device processes.
- A well-defined set of interfaces for device-handling processes.
- A well-defined interface for user processes (see Figure 4.2).

The internal organisation of our Separation Kernel can be seen in Figure 4.2.




Fig. 4.2. *The internal organisation of our Separation Kernel.*

4.4 An Overview of the Formal Specification

The purpose of this section is to describe in outline the formal specification of the Separation Kernel that is included in this book. In particular, it outlines the structures included in the kernel and attempts to make clear the assumptions upon which the major decisions were made.

The first thing to note is that a number of components are the same in the Separation Kernel and in the simple kernel that precedes it in this book. Firstly, the process table's general format is identical in both cases; the two tables contain slightly different information but the representations are the same in both cases. Second, the primary data structure used by the Separation Kernel's scheduler is a pair of FIFO queues. The round-robin scheduling régime only requires a simple FIFO for its implementation. Processes enter the queue at the end and progressively move to the head; when a process reaches the head of the queue, it is ready to execute. The Separation Kernel requires two FIFOs in its scheduler: one for user processes and one for device processes (device-handling processes, that is). The reason for this is that device processes run at a higher priority than user processes. This specification uses a synchronous I/O model. For present purposes, it is assumed that device processes are concerned with input and output operations, so the model seems appropriate. This choice has the consequence that device

processes can be scheduled in a strictly FIFO manner. Further consequences of these decisions are:

- The process table's refinement can proceed by analogy with that in the first kernel's refinement. We include the full refinement, however.
- The refinement of the FIFO can be taken directly from that in the earlier kernel.

This makes the refinement of the Separation Kernel a little simpler.

The operations required by the scheduler differ from those in the first kernel. However, the refinement relations are identities, so the necessary proofs are straightforward.

The major problem is the asynchronous message-passing component. One issue is preventing processes from eavesdropping. For this reason, it was decided that messages would be handed to the kernel and the kernel would then *copy* them to kernel space. Copying is not usually a good idea because it requires space and time to perform. However, there seemed to be no alternative. This decision requires that the kernel allocates a buffer area for messages. It has the consequence that the message queues owned by user processes can contain *pointers* to messages stored in the kernel's buffer area. This poses no problems from the specification viewpoint but it does require some form of pointer-dereference operation is required when handing the message to the destination when it is to be read. It is also necessary to have a mechanism for deleting the store occupied by a message when it is no longer required. It is clear that such deletion cannot be left to user processes (for one thing, it provides an appealing way to crash the system).

The low-level message operations are implemented using a type that represents the buffer space itself (essentially a vector of storage elements, say bytes) together with storage-management operations. The latter is provided by the same mechanisms that is used to allocate the large chunks of store that hold processes and their data and stack areas. The difference between the two is some renaming and the scales upon which the two instances act. This is another case in which we were able to re-use specifications and refinements in the development of a new specification.

In both cases, the storage manager uses tables that are separate from the store that is managed. Some might object to this. The two could be conflated to form a single module. This would require a number of type-transfer functions, as well as other very low-level operations. There is much detail in this work¹ that does not add much to the overall presentation. There is another reason. In the case of the main store allocator, the aim is to have separate segments that are allocated from a pool that, in essence, belongs to no-one. We do not want anything to reside in the main store that could be used by a malicious process. The separation of store from its description

¹ This statement is based on experience. We have attempted this very conflation in other, unpublished, work.

achieves this, even at a cost. All the pointers and size annotations in the scheme adopted here are in a space that is formally specified and under the control of formally specified operations; there is no data in places where other processes can manipulate them.

The design of the Separation Kernel should ensure security. As stated, user processes cannot be trusted, while device processes can. Trust can be maintained by ensuring that certain development methods be followed and that development is done by trusted persons under appropriate supervision. However, as far as the specification and its refinement are concerned, this has a number of consequences. First, an interface must be defined to support device processes. A device process is a device driver and requires access to a set of kernel functions and to fixed chunks of main store that it and its associated ISR use to hold data during transfer.

The kernel operations are mostly those supporting processes but a security “feature” of this specification is that device processes are known by a *device number*, a small numeric code that denotes a device process (and associated device); device numbers are allocated when the system is configured. Furthermore, device processes do not have external identifiers; instead, their device number serves as their identifier. Message passing between device processes is not permitted, but there is the requirement that user processes be able to send data to and receive data from device processes; this impacts upon the interface presented by device processes.

The specification contains a separate module that implements the interface required by device processes. The aim of this module is to provide the minimum set of operations required by device processes in order to do their job. This set of operations is also required to isolate the kernel from device processes so that the latter are required

1. To know as little possible about the kernel and its operations, and
2. To make the task of interfacing device processes as simple as possible.

It is assumed that there is some way to map main store in the kernel segment so that shared memory can be allocated; if this is not possible, it is relatively easy to introduce another storage manager, one distinct from the others employed in this system (for security reasons).

As is the case with the other kernel, there are low-level operations that require the direct use of machine-level operations. As before, there are the context-switch and interrupt-related operations to be specified. There are also ISRs to be specified. The approach adopted here is different from that in the other kernel. In particular, it is assumed that the Separation Kernel will execute on the Intel IA32/64 range of processors. This permits us to exploit the task-management instructions provided by them. Furthermore, there are problems with the management of a segmented store. The hardware instructions solve these problems for us².

² In the current case, we have not examined the implications of porting it to another hardware architecture such as the MIPS or ARM.

A Separation Kernel

This chapter is concerned with the specification and refinement of a Separation Kernel. This, as described in the last chapter, is a type of kernel that was specifically designed for cryptographic and other secure applications.

The specification and refinement in this chapter relies to a certain extent on the existence of components that were specified and refined in the chapter on the simple kernel (Chapter 3). In particular, the queue types used to define the Separation Kernel's round-robin scheduler were specified in full in Chapter 3. The process representation employed in this chapter is related to that used for the earlier exercise.

The abstraction relations in this refinement are all identities (which is not at all unusual). This allows the refinement process to be shortened somewhat, for, once the abstraction relation has been identified, it is possible immediately to write out the refinements of the various operations. Furthermore, since the relationship between specification and refinement is that of identity, there is, strictly speaking, no need to engage in a proof. Below, we do present proofs, mainly for new state spaces or for state spaces that are markedly different from those in the previous refinement; we believe that these proofs are worth doing and recording as a safety check (they are, in any case, almost entirely straightforward). We are therefore permitted to reduce the length of the current chapter by the omission of much immediately derivable material.

5.1 Basic Types

We need to define the main types to be used by the Separation Kernel. The reader will find the majority of the types familiar from Chapter 3.

First, a type that will take the place of explicit truth values:

$$YESNO ::= yes \mid no$$

The type for process identifiers is very much as in the previous exercise.

$$PID \hat{=} \text{minpid} .. \text{maxpid}$$

$$GPID \hat{=} \{\text{nullpid}\} \cup PID$$

In this specification, the *nullpid*, null process value is also required.

$$\frac{\text{nullpid} : \mathbb{N}}{\forall p : PID \bullet \text{nullpid} < p}$$

This last definition might need a bit of a tweak.

Since this is a secure kernel, it is necessary to have a naming scheme for user processes. These names are intended to be unrelated to process identifiers. The simplest form of user identifier is to use a natural number to denote each process. It is assumed that the supply of natural numbers is large enough to suit the needs of the user.

$$UPID \hat{=} \mathbb{N}$$

We need to distinguish between user and device processes for scheduling purposes.

$$PTYPE ::= \text{uproc} \mid \text{dproc}$$

The reason for this is that the scheduler maintains two queues: one for user processes and one for device processes. Device processes are always at a higher priority than user processes.

Device processes are assumed to be trusted code that controls peripheral devices. They reside within the kernel's address space and are independent of user processes.

Devices are identified by a unique number (the “device” or “service” number).

$$\frac{\text{mindev}, \text{maxdev} : \mathbb{N}}{\text{mindev} < \text{maxdev}}$$

These two values determine the type *DEVNO*:

$$DEVNO == \text{mindev} .. \text{maxdev}$$

All Separation Kernel processes are in a unique state at any time. The Separation Kernel has fewer types than the one in Chapter 3.

$$PSTATE ::= \begin{array}{l} \text{psterm} \\ \mid \text{psrunning} \\ \mid \text{psready} \\ \mid \text{psdevwait} \\ \mid \text{pswtgdev} \end{array}$$

The last value of *PSTATE* denotes the state in which a device process is waiting for a request from a user process or when it is waiting for a device to return data to it.

The *ADDR* type defines addresses. Addresses must be between 0 and the maximum address supported by the particular processor being used (or some other *a priori* limit).

ADDR ::= *nulladdr* .. *maxaddr*

<i>nulladdr</i> : \mathbb{N} <i>maxaddr</i> : \mathbb{N}
<hr/> <i>nulladdr</i> = 0 <i>nulladdr</i> < <i>maxaddr</i>

The following type

[*PSU*]

denotes the *Primary Storage Unit*. On some machines, this is 8 bits, while on others it is 16-, 32- or 64-bits. It is the unit by which main store is addressed and is used in the specification of storage mechanisms.

[*MSG*]

[*MSGDATA*]

<i>nullmsg</i> : <i>MSG</i>

Although there is no use put to the following, it is still useful to include it as a reminder that messages containing no data are also possible.

<i>nullmsgdata</i> : <i>MSGDATA</i>

User processes communicate with the Separation Kernel using structures that look rather like messages (even though they are not handled like messages—a somewhat more direct method is used). Each “message” has a single opcode to denote its function. The type to which opcodes belong is *SYSOPCODE*:

SYSOPCODE ::= *newuproc*

<i>suspself</i>
<i>termself</i>
<i>sndmsg</i>
<i>gotmsgs</i>
<i>gotmsgfromsrc</i>
<i>nextmsg</i>
<i>nextmsgfromsrc</i>
<i>devrequest</i>

Finally, we still need the error type. Here it is:

```

SYSERR ::= sysok
          | unusedpd
          | pdinuse
          | ptabfull
          | emptyqueue
          | nospaceinstore
          | blocklocerror
          | badblockaddr
          | msgqfull
          | emptymsgq
          | nomsgsfrom
          | calleridentmismatch
          | mainstorefull
          | badmsgdest??
          | nodevreply
          | baddevnum
          | badcallerid

```

In this kernel, the latest error is stored in a global variable. The variable is the state component of the following schema:

$ERRV$ $serr : SYSERR$

This variable is updated by various kernel operations and could be inspected by user processes. At present, the user-level operation required to inspect *serr* is not provided; its inclusion is a simple matter, though.

The error variable is initially set to *ok*:

$ERRVInit$ $ERRV'$ $serr' = sysok$
--

The error variable is set by the following operation

$SetSysErr$ ΔERV $e? : SYSERR$ $serr' = e?$
--

and is read by the next one

$\begin{array}{l} \text{SysErr} \\ \Xi \text{ERRV} \\ e! : \text{SYSERR} \end{array}$
$e! = \text{serr}$

We define an abbreviation for recording the fact that an operation has gone according to plan.

$$\text{SysOk} \hat{=} (\exists e : \text{SYSERR} \mid e = \text{sysok} \bullet \text{SetSysErr}[e/e?])$$

5.2 Hardware Issues

In the case of the Separation Kernel, we are aiming our specification *mostly* at the Intel IA32/64 architectures in uni-processor versions *only* (we could run on a multi-core by executing on one processor only but this will still complicate our assumptions and require some additional machinery).

The IA32 architecture supports tasking by providing appropriate instructions and data formats. In particular, it has a structure called a *TSS* (*Task Structure Segment*) which contains all the registers of a process (including its segment registers).

Since we are aiming at an IA32 implementation, it will be necessary to refer to TSSs from within this specification, it is necessary to define a type

[TSS]

A few functions need to be defined:

$\begin{array}{l} \text{tss_stacktop} : \text{TSS} \rightarrow \text{ADDR} \\ \text{tss_stackseg} : \text{TSS} \rightarrow \text{ADDR} \end{array}$

The first returns a pointer to the top of the current stack (often the ESP registers on the Intel IA32), the second returns the start address (the base) of the segment in which the stack resides.

The TSS must be pointed to by the process descriptor. It is necessary to define the TSS table, together with allocation and deallocation operations. We sketch them only.

$\begin{array}{l} \text{HW} \\ \vdots \\ \text{tsstab} : \text{seq TSS} \\ \vdots \end{array}$
--

We assume an operation *AllocateTSS* that allocates the TSS table in main store; we also assume that *AllocateIDT* is defined—this is the operation to allocate the IDT (interrupt vector) in main store.

The *AllocateProcTSS* operation allocates a TSS when a new process is allocated.

AllocateProcTSS <hr/> ΔHW \vdots $tss! : TSS:$ <hr/> \vdots
--

When a process terminates, its TSS must be returned to the pool. This is the outline of the deallocation operation that returns a process' TSS to the free pool.

DeallocateTSS <hr/> ΔHW $p? : PID$ $tss? : TSS:$ <hr/> \vdots
--

The process table must refer to TSS:

$PTAB$ <hr/> \vdots $tss : PID \leftrightarrow TSS:$ <hr/> $\text{dom } tss = \text{used}$ $\forall p : PID \bullet$ $p \in \text{dom } tss \Leftrightarrow \text{ptype}(p) = \text{uproc}$

(We assume that device processes have a TSS.)

The context switch proper now handled by a single instruction and can be defined as

ContextSwitch <hr/> $\Delta \text{HARDWARE}$ $\text{outproc?} : PID$ <hr/> $\text{jmp } tss(\text{outproc?})$
--

This will automatically switch between the currently running process and *outproc?*. The IA32/64 processor records the identity of the suspended process (however, it will be recorded by software).

The IA32 makes the combination of interrupts and context switches natural. Therefore, the context-switching mechanism will be specified as interrupt driven. To do this, an interrupt number is allocated for the context switch operation and an ISR that acutally performs the context switch (by calling the *ContextSwitch* operation, in particular), must be defined. Inside the kernel, an operation to cause an interrupt must be defined.

First, we define the interrupt type. As far as we are concerned, interrupts are just small positive integers:

$$\frac{}{| \quad \text{minint}, \text{maxint} : \mathbb{N} \quad |}$$

$$\frac{}{| \quad \text{minint} < \text{maxint} \quad |}$$

$$INTNO == \text{minint} .. \text{maxint}$$

The operation of causing a software interrupt is performed by the following operation:

$$\frac{\text{RaiseInterrupt} \quad \Delta HW \quad \text{ino?} : INTNO}{| \quad \text{intno}' = \text{ino?} \quad |}$$

The number of the interrupt that causes system termination is (partially) defined as

$$| \quad \text{killintno} : INTNO \quad |$$

The operation to cause *killintno* is

$$\text{RaiseKillInterrupt} \hat{=} \exists \text{ino} : INTNO \mid \text{ino} = \text{killintno} \bullet \text{RaiseInterrupt}[\text{ino}/\text{ino?}]$$

Below, more will be said on the content of the ISR that must service this interrupt.

Finally, we define the number of the interrupt that will cause the context switch

$$| \quad \text{ctxtswintno} : INTNO \quad |$$

The operation that causes this interrupt is the following

$$\text{CTXTSW} \hat{=} \exists \text{ino} : INTNO \mid \text{ino} = \text{ctxtswintno} \bullet \text{RaiseInterrupt}[\text{ino}/\text{ino?}]$$

There is very little else to say about context switches because the IA32 handles the rest. It switches registers between TSSs when context switches occur. This is very pleasant for IA32 users; for users of other processors, more work will have to be done.

5.3 Security Exits and Return Values

In this kernel design, the information returned to users is deliberately minimal. This is so that malicious users can infer as little as possible about what has happened.

In some cases of error, the kernel halts and all processes are killed. This can occur, for example, if an attempt is made to create more processes than there are slots in the process table or if a segmentation fault occurs. The kernel kill prints a message stating “Kernel halted. Security violation?”. This requires the types

```
CHAR == 'a' .. 'z',
        'A' .. 'Z',
        '0' .. '9',
        '.', ',', '\n', '?'
```

(where ‘\n’ is the newline character, as in C; other characters can be assumed as required) and

```
STRING == seq CHAR
```

The printing is effected by the following operation

<i>PrintKMsg</i>
<i>km?</i> : <i>STRING</i>
<i>kprint(km?)</i>

It is assumed that there is some mechanism outside of the kernel that can print a string on some screen or send it elsewhere. The *kprint* operation is not further specified. It is hardware dependent.

Next, we define a mechanism which will halt the processor and kill all current processes. It should do this when a fatal error occurs. The operation is to be called from an ISR that is executed as a result of some piece of code raising the *killintno* interrupt. This interrupt is raised to signal the fatal error.

The kernel kill operation requires the *DeleteAllProcesses* operation defined over the process table (*PTAB*). It also sets the current process to the idle process.

```
KillKernel ≐
  (IDLEPROCESSIdent[ip/p!] ∧
   UpdateCurrentProcess[ip/p?]) \ {ip}
  §DeleteAllProcesses
  §(∃ msg : STRING | msg = “Kernel halted. Security violation?” •
   PrintKMsg[msg/km?])
```

This definition expands into the following schema.

$\frac{\textit{KillKernel}}{\Delta PTAB}$ <hr/> $\begin{aligned} &\exists ip : PID \bullet \\ &\quad ip = ipid \wedge \\ &\quad curr' = ip \wedge \\ &\quad prev' = curr \wedge \\ &\quad used' = \emptyset \wedge \\ &\quad (\exists msg : STRING \mid msg = \textit{“Kernel halted. Security violation?”} \bullet \\ &\quad \quad kprint(msg)) \end{aligned}$

The *KillKernel* schema can then be simplified and we obtain (using the one-point rule):

$\frac{\textit{KillKernel}}{\Delta PTAB}$ <hr/> $\begin{aligned} &curr' = ipid \\ &prev' = curr' \\ &used' = \emptyset \\ &kprint(\textit{“Kernel halted. Security violation?”}) \end{aligned}$

The *KillKernel* operation is intended to constitute a generic ISR. This ISR is executed whenever a lethal (or in the present case, *any*) error is encountered. For simplicity, as well as to demonstrate the paranoia principle, this specification and its refinement treats *all* errors as possible indications that something untoward has happened, so the *KillKernel* operation is invoked for every error.

5.4 The Process Table

The process table is very similar to that used by the first system.

First, the error schemata are defined.

$$\begin{aligned} \textit{UnusedPD} &\hat{=} \\ &(\exists e : SYSERR \mid e = \textit{unusedpd} \bullet \\ &\quad \textit{SetSysErr}[e/e?] \wedge \\ &\quad \textit{RaiseKillInterrupt}) \end{aligned}$$

When it is detected that a process identifier has already been allocated, the error is raised by the following schema:

$$\begin{aligned} \textit{PDInUse} &\hat{=} \\ &(\exists e : SYSERR \mid e = \textit{pdinuse} \bullet \\ &\quad \textit{SetSysErr}[e/e?] \wedge \\ &\quad \textit{RaiseKillInterrupt}) \end{aligned}$$

If an attempt to allocate more process identifiers than there are slots in the process table, the following schema is used to report the error.

$$\begin{aligned}
 PTABFull \hat{=} & \\
 & (\exists e : SYSERR \mid e = ptabfull \bullet \\
 & \quad SetSysErr[e/e?]) \wedge \\
 & \quad RaiseKillInterrupt
 \end{aligned}$$

5.4.1 Top Level

This specification organises the process table as a collection of arrays. At the top level, the arrays are modelled as partial functions whose domain is almost always PID , the type of process identifiers. The reader will see that the process table, again called $PTAB$, is somewhat more complex than the one used in Chapter 3. In particular, the need to provide user-oriented identifiers for user processes introduces the $nextupid$, $extpid$ and $pidext$ variables. The variables $devmap$, $devrqs$ and $devrpy$ are used to support device processes. The remainder of the variables are common to user and device processes.

$PTAB$

$$\begin{aligned}
 nextupid & : UPID \\
 extpid & : UPID \rightarrow PID \\
 pidext & : PID \rightarrow UPID \\
 used & : \mathbb{F} PID \\
 tss & : PID \rightarrow TSS \\
 devmap & : DEVNO \rightarrow PID \\
 state & : PID \rightarrow PSTATE \\
 ptype & : PID \rightarrow PTYPE \\
 msgq & : PID \rightarrow MSGQ \\
 devrqs & : PID \rightarrow MSG \\
 devmsg & : PID \rightarrow (GPID \times MSG) \\
 devrpy & : PID \rightarrow MSG \\
 cdseg & : PID \rightarrow SDESC \\
 dsseg & : PID \rightarrow SDESC \\
 \hline
 \exists dev, uprocs & : \mathbb{F} PID \mid \\
 & \quad dev = \{p : PID \mid p \in used \wedge ptype(p) = dproc\} \wedge \\
 & \quad uprocs = \{p : PID \mid p \in used \wedge ptype(p) \neq dproc\} \bullet \\
 used & = \text{dom } state \wedge \\
 used & = \text{dom } ptype \wedge \\
 uprocs & = \text{dom } cdseg \wedge \\
 uprocs & = \text{dom } dsseg \wedge \\
 & \quad used = \text{dom } tss \wedge \\
 \text{ran } devmap & = dprocs \wedge \\
 uprocs & = \text{dom } msgq \wedge
 \end{aligned}$$

$$\begin{aligned}
 dprocs &= \text{dom } devrqs \wedge \\
 dprocs &= \text{dom } devmsg \wedge \\
 dprocs &= \text{dom } devrpy
 \end{aligned}$$

$$\text{ran } extpid = uprocs$$

$$\text{dom } pidext = uprocs$$

$$pidext = extpid^{-1}$$

$$\forall d : DEVNO \bullet$$

$$d \in \text{dom } devmap \Rightarrow$$

$$\exists_1 p : PID \bullet$$

$$p = devmap(d)$$

The invariant of this schema is somewhat more complex than in the corresponding one in Chapter 3. This is because some components relate only to device processes. For example, device processes have device numbers, which are stored in the *devmap* variable, while the identifiers user processes are given to identify themselves and other processes are stored in *pidext* and *extpid*. Note that these two functions are mutually inverse. The *pidext* map translates internal process identifiers to external ones, while *extpid* performs the inverse operation. We decided to have two functions to make the operations more explicit.

The various components will be explained in more detail when the relevant operations are defined.

We can define *free* as:

$$PID \setminus used = free$$

This is the same as in Chapter 3, so proofs involving used and free identifiers will be the same here as they were there.

The initialisation operation for this version of *PTAB* is scarcely more complex than the other one. The difference is that the external process identifier source, *nextupid*, must be initialised to 1.

$$PTABInit$$

$$PTAB'$$

$$used' = \emptyset$$

$$nextupid' = 1$$

The following is a schema that is true when the *internal* process identifier, *p?*, is an element of *used*.

$$UsedPID$$

$$\exists PTAB$$

$$p? : PID$$

$$p? \in used$$

The next schema defines a predicate. The interpretation and justification for this schema is the same in this case as in the previous one.

GotFreePIDs
$\Xi PTAB$
$used \subset PID$

In this kernel, process identifiers are allocated by a non-deterministic operation, called *AllocPID*. This operation is the same as in the previous specification.

AllocPID
$\Delta PTAB$
$p! : PID$
$p! \notin used$
$used' = used \cup \{p!\}$

In this kernel, however, we do not want user processes to have any knowledge of the workings of the kernel. One aspect of this is that we do not want user processes to know what their process identifier (an element of *PID*) is. This is achieved by allocating another identifier, an element of *UPID*, which can be used by user processes. This requires translation between *PID* and *UPID* at various points in the kernel but this is a small price for privacy. The operation to allocate an element of *UPID* is defined by the following schema.

AllocUPID
$\Delta PTAB$
$u! : UPID$
$u! = nextupid$
$nextupid' = nextupid + 1$

The operation is, itself, quite simple. The current value of *nextupid* is used as the external process identifier. The counter, *nextupid*, is then incremented by one.

The following schema defines an operation that adds an external identifier to the *extpid* external identifier mapping table.

AddProcUPID
$\Delta PTAB$
$p? : PID$
$u? : UPID$
$extpid' = extpid \oplus \{u? \mapsto p?\}$

When a user process is created, the following operation is used to generate the two identifiers associated with it.

$$\begin{aligned} \text{NewUPIDForProcess} &\hat{=} \\ &\text{AllocPID} \wedge \\ &\quad \text{AllocUPID} \wedge \\ &\quad \text{AddProcUPID}[p!/p?, u!/u?] \end{aligned}$$

The definition of *NewUPIDForProcess* expands into the following schema:

$\begin{aligned} &\text{NewUPIDForProcess} \\ &\Delta PTAB \\ &u! : UPID \end{aligned}$
$\begin{aligned} &p! \notin \text{used} \\ &\text{used}' = \text{used} \cup \{p!\} \\ &u! = \text{nextupid} \\ &\text{nextupid}' = \text{nextupid} + 1 \\ &\text{extpid}' = \text{extpid} \oplus \{u! \mapsto p!\} \end{aligned}$

The kernel allows two kinds of process to be created: user and device processes. The type *PTYPE* has two elements, one denoting user processes, the other denoting device processes. The type of each process is stored in *ptype*. The operation to add the type of a new process is defined thus:

$\begin{aligned} &\text{SetProcType} \\ &\Delta PTAB \\ &p? : PID \\ &pt? : PTYPE \end{aligned}$
$ptype' = ptype \cup \{p? \mapsto pt?\}$

The operation to allocate user-process identifiers (if there are any free), an external identifier and record the type of the new process (if it can be created) is defined by the following formula. The operation has the same name as the similar operation in the first specification, namely *AddPD*.

$$\begin{aligned} \text{AddPD} &\hat{=} \\ &((\text{GotFreePIDs} \wedge \\ &\quad \text{NewUPIDForProcess}[uu!/u!] \wedge \\ &\quad \text{SetProcType}[p!/p?] \wedge \\ &\quad \text{SysOk}) \\ &\vee \text{PTABFull} \end{aligned}$$

The *AddPD* operation expands into:

$\begin{aligned} &\text{AddPD} \\ &\Delta PTAB \\ &\Delta HW \\ &\Delta ERRV \end{aligned}$

$ \begin{array}{l} p! : PID \\ u! : UPID \\ pt? : PTYPE \end{array} $
<hr style="border: 0.5px solid black;"/> $ \begin{array}{l} (used \subset PID \wedge \\ p! \notin used \wedge \\ used' = used \cup \{p!\} \wedge \\ u! = nextupid \wedge \\ nextupid' = nextupid + 1 \wedge \\ extpid' = extpid \oplus \{u! \mapsto p!\} \wedge \\ ptype' = ptype \cup \{p! \mapsto pt?\} \wedge \\ serr' = sysok) \\ \vee (serr' = ptabfull \wedge intno' = killintno) \end{array} $

The *AddPD* operation is very important, so its precondition has to be calculated. It is:

$$\begin{array}{l}
\text{pre } AddPD \hat{=} \\
used \subset PID \wedge \\
p! \notin used
\end{array}$$

This formula implies

$$\text{pre } AddPD \hat{=} used \subset PID$$

We can prove a useful result at this stage.

Theorem 58. *AddPD* \Rightarrow $p! \notin free'$. In other words, $p!$ is not a free process identifier in the after state of *AddPD*.

PROOF. The predicate contains the conjunct $used' = used \cup \{p!\}$. By the definition of $used$, $free = PID \setminus used$, so if $p! \in used'$, $p! \notin free'$ for the equation implies $free \setminus \{p!\} = PID \setminus (used \cup \{p!\})$ since the set of all identifiers is fixed. \square

We need to define an operation that sets the initial values for process attributes. This operation will be used when a process is created.

$ \begin{array}{l} AddPDESC \\ \Delta PTAB \\ p? : PID \\ st? : PSTATE \end{array} $
<hr style="border: 0.5px solid black;"/> $state' = state \cup \{p? \mapsto st?\}$

An operation is required to create the idle process. This process does not have a *UID* since it cannot be accessed outside the kernel. Even though it

resides in the kernel, the idle process is still regarded as a user process (this is really just a matter of choice—it could equally be a device process).

$AddIdleProcess \hat{=}$

$$\begin{aligned} & \exists pt : PTYPE; st : PSTATE \mid pt = uproc \wedge st = psready \bullet \\ & \quad AllocPID[ip!/p!] \wedge \\ & \quad AddPDESC[ip!/p?, st/st?] \\ & \quad SetProcType[ip!/p?, pt/pt?] \end{aligned}$$

This definition expands to:

$AddIdleProcess$
$\Delta PTAB$ $p! : PID$
$\exists pt : PTYPE; st : PSTATE \mid pt = dproc \wedge st = psready \bullet$ $ip! \notin used \wedge$ $used' = used \cup \{ip!\} \wedge$ $state' = state \cup \{ip! \mapsto st\} \wedge$ $ptype' = ptype \cup \{ip! \mapsto pt\}$

Removing the existential quantifier using the one-point rule, the following is obtained:

$AddIdleProcess$
$\Delta PTAB$ $ip! : PID$
$ip! \notin used$ $used' = used \cup \{ip!\}$ $state' = state \cup \{ip! \mapsto psready\}$ $ptype' = ptype \cup \{ip! \mapsto dproc\}$

The next schema defines the operation that translates an external user process identifier, an element of $UPID$, and translates it into an element of PID .

$PIDforUPID$
$\Xi PTAB$ $u? : UPID$ $p! : PID$
$p! = extpid(u?)$

The following is the definition of the operation that deallocates a process identifier. It is similar to the one in the earlier specification and its justification is also similar.

$\overline{FreePID}$ $\Delta PTAB$ $p? : PID$
$used' = used \setminus \{p?\}$

On termination, the external identifier of a process must be cancelled. This schema defines the operation.

$\overline{DelProcUPID}$ $\Delta PTAB$ $p? : PID$
$extpid' = extpid \triangleleft \{p?\}$

We need an operation to remove a process' external identifier when it is terminated. This schema defines that operation.

$\overline{DelExtPD}$ $\Delta PTAB$ $p? : PID$
$extpid' = extpid \triangleleft \{p?\}$

To delete a user process, the following is required:

$$DelUserPD \hat{=} DelExtPD \wedge FreePID$$

This operation expands into

$\Delta PTAB$ $p? : PID$
$extpid' = extpid \triangleleft \{p?\}$ $used' = used \setminus \{p?\}$

By calculation, the precondition of this operation is just *true*. This does not seem adequate, so we define

$$\text{pre } DelUserPD \hat{=} p? \in used$$

Sometimes, it is necessary to terminate *all* processes and to do it as quickly as possible. The following operation deletes all the information about processes.

$\overline{DeleteAllProcesses}$ $\Delta PTAB$
$used' = \emptyset$

This operation is used (gleefully!) by the ISR that responds to lethal errors.

Operations to access and set various process attributes are defined in the next few schemata. The structure of these schemata is relatively simple and their interpretation should be immediate.

ProcType $\exists PTAB$ $p? : PID$ $pt! : PTYPE$
$pt! = ptype(p?)$

ProcState $\exists PTAB$ $p? : PID$ $st! : PSTATE$
$st! = state(p?)$

SetProcState $\Delta PTAB$ $p? : PID$ $st? : PSTATE$
$state' = state \oplus \{p? \mapsto st?\}$

pre $\text{SetProcState} \hat{=} p? \in \text{used}$

Note that this is implied by the invariant.

$\text{SetStateToReady} \hat{=} \exists st : PSTATE \mid st = \text{psready} \bullet \text{SetProcState}[st/st?]$

$\text{SetStateToRunning} \hat{=} \exists st : PSTATE \mid st = \text{psrunning} \bullet \text{SetProcState}[st/st?]$

$\text{SetStateToTerminated} \hat{=} \exists st : PSTATE \mid st = \text{psterm} \bullet \text{SetProcState}[st/st?]$

Because all of the SetState operations are similar, only SetStateToReady is expanded here.

SetStateToReady

 $\Delta PTAB$ $p? : PID$

 $state' = state \oplus \{p? \mapsto p\text{ready}\}$

(The remainder can be obtained by an obvious substitution.)

The reader is warned that a significant number of operations, those dealing with device processes, are not included in this subsection. The missing class of operation is defined in the section dealing with device processes. The refinement of the device-process operations is directly analogous to the process whose documentation now begins.

5.4.2 Refinement One

Having defined the process table and the general operations that act upon it, the refinement can begin. The first step is to define the refined process table and its initialisation schema; then the abstraction relation is defined.

This first refinement corresponds closely to that of the *PTAB* in the first specification. The strategy is exactly the same as in that case, namely that the set of free process table entries (denoted by process identifiers) should be implemented as a chain through a vector, called *next*, that maps process identifiers to process identifiers. As a first step, *used* is replaced by a free chain mapping. In addition, we require that all the partial functions that initially specified the various attributes of processes should be refined to functions whose domains are *PID* and whose codomains are the sets defining each attribute type (e.g., for *state*, we want a function $PID \rightarrow PSTATE$). This second goal is achieved at this stage in the refinement. The first goal is only partially reached; it will require a second step to refine to the representation in which *next* is used.

Now, it should be clear that this refinement strategy is identical to that used in the refinement documented in Chapter 3 of this book. The representation of the process tables in this and in the other case are extremely close (sets and partial functions). For this reason and for reasons given after the abstraction relation has been stated, most of the refinement proofs that would normally be associated with refinement steps are omitted from this chapter.

PTAB1

 $hd\text{free}, end\text{free} : GPID$ $freech : PID \leftrightarrow GPID$ $nextupid1 : UPID$ $extpid1 : UPID \rightarrow PID$ $pidext1 : PID \rightarrow UPID$ $devmap1 : DEVNO \rightarrow PID$ $tss1 : PID \rightarrow TSS$ $state1 : PID \rightarrow PSTATE$

$$\begin{array}{l}
\text{ptype1} : PID \rightarrow PTYPE \\
\text{msgq1} : PID \rightarrow MSGQ \\
\text{devrqs1} : PID \rightarrow MSG \\
\text{devmsg1} : PID \rightarrow (GPID \times MSG) \\
\text{devrpy1} : PID \rightarrow MSG \\
\text{cdseg1} : PID \rightarrow SDESC \\
\text{dsseg1} : PID \rightarrow SDESC
\end{array}$$

$$\begin{array}{l}
\text{hdfree} = \text{nullpid} \Leftrightarrow \text{endfree} = \text{nullpid} \\
\text{hdfree} = \text{nullpid} \Leftrightarrow \text{dom freech} = \emptyset \\
(\text{hdfree} \neq \text{nullpid} \Rightarrow \\
\quad \text{dom freech} \neq \emptyset \wedge \\
\quad \text{hdfree} \in \text{dom freech} \wedge \\
\quad \text{endfree} \in \text{dom freech} \wedge \\
\quad \text{freech}(\text{endfree}) = \text{nullpid})
\end{array}$$

The initialisation schema is much as one would expect.

$$\text{PTAB1Init}$$

$$\text{PTAB1}'$$

$$\begin{array}{l}
\text{hdfree}' = \text{minpid} \\
\text{endfree}' = \text{maxpid} \\
\forall p : PID \bullet \\
\quad (p = \text{maxpid} \Rightarrow \text{freech}'(p) = \text{nullpid}) \wedge \\
\quad (p < \text{maxpid} \Rightarrow \text{freech}'(p) = p + 1) \\
\text{nextupid1}' = 0
\end{array}$$

$$\text{UsedPID1}$$

$$\exists \text{PTAB1}$$

$$p? : PID$$

$$p? \in \text{dom freech}$$

$$\text{GotFreePIDs1}$$

$$\exists \text{PTAB1}$$

$$\text{hdfree} \neq \text{nullpid}$$

AllocPID1 $\Delta PTAB1$ $p! : PID$ $p! = hdfree$ $freech' = freech \triangleleft \{p!\}$ $hdfree' = next(hdfree)$ *AllocUPID1* $\Delta PTAB1$ $u! : UPID$ $u! = nextupid1$ $nextupid1' = nextupid1 + 1$ *AddProcUPID1* $\Delta PTAB1$ $p? : PID$ $u? : UPID$ $extpid1' = extpid1 \oplus \{u? \mapsto p?\}$ *NewUPIDForProcess1* $\hat{=}$ *AllocPID1* \wedge *AllocUPID1* \wedge *AddProcUPID1*[$p!/p?, u!/u?$]

The definition of *NewUPIDForProcess1* expands into the following schema:

NewUPIDForProcess1 $\Delta PTAB1$ $p! : PID$ $u! : UPID$ $p! = hdfree$ $freech' = freech \triangleleft \{p!\}$ $hdfree' = next(freech)$ $u! = nextupid1$ $nextupid1' = nextupid1 + 1$ $extpid1' = extpid1 \oplus \{u! \mapsto p!\}$

SetProcType1 <hr/> $\Delta PTAB1$ $p? : PID$ $pt? : PTYPE$ <hr/> $ptype1' = ptype1 \oplus \{p? \mapsto pt?\}$
--

$$\text{AddPD} \hat{=} ((\text{GotFreePIDs1} \wedge$$

$$\quad \text{NewUPIDForProcess1}[uu!/u!] \wedge$$

$$\quad \text{SetProcType1}[p!/p?] \wedge$$

$$\quad \text{SysOk})$$

$$\vee \text{PTABFull}$$

The AddPD1 operation expands into:

AddPD1 <hr/> $\Delta PTAB1$ $\Delta ERRV$ ΔHW $p! : PID$ $u! : UPID$ $pt? : PTYPE$ <hr/> $(\text{hdfree} \neq \text{nullpid} \wedge$ $\quad p! = \text{hdfree} \wedge$ $\quad \text{freech}' = \text{freech} \triangleleft \{p!\} \wedge$ $\quad \text{hdfree}' = \text{next}(\text{freech}) \wedge$ $\quad u! = \text{nextupid1} \wedge$ $\quad \text{nextupid1}' = \text{nextupid1} + 1 \wedge$ $\quad \text{extpid1}' = \text{extpid1} \oplus \{u! \mapsto p!\} \wedge$ $\quad \text{ptype1}' = \text{ptype1} \oplus \{p! \mapsto pt?\} \wedge$ $\quad \text{serr}' = \text{sysok})$ $\vee (\text{serr}' = \text{ptabfull} \wedge \text{intno}' = \text{killintno})$
--

The AddPD1 operation is very important, so its precondition has to be calculated. It is:

$$\text{pre AddPD1} \hat{=} \text{hdfree} \neq \text{nullpid}$$

This formula implies

$$\text{pre AddPD1} \hat{=} \text{used} \subset PID$$

We need to refine the operation that sets the initial values for process attributes. It is as follows:

$AddPDESC1$ $\Delta PTAB$ $p? : PID$ $st? : PSTATE$
$state1' = state1 \oplus \{p? \mapsto st?\}$

$AddIdleProcess1 \hat{=} \exists pt : PTYPE; st : PSTATE \mid pt = uproc \wedge st = psready \bullet$
 $AllocPID1[ip!/p!] \wedge$
 $AddPDESC1[ip!/p?, st/st?]$
 $SetProcType1[ip!/p?, pt/pt?]$

$PIDforUPID1$ $\Xi PTAB1$ $u? : UPID$ $p! : PID$
$p! = extpid1(u?)$

The following schemata define operations on the free chain. They are identical to those in the previous refinement.

$EmptyFreeChain1$ $\Xi PTAB1$
$dom\ freech = \emptyset$

The $AddNewLastFreechain$ schema defines an operation that adds an element to the end of the free chain.

$AddNewLastFreechain$ $\Delta PTAB1$ $p? : PID$
$freech' = freech \oplus \{endfree \mapsto p?\}$

The $AddFreechainLast$ schema defines an operation that maps the last element of the free chain to $nullpid$.

$AddFreechainLast$ $\Delta PTAB1$ $p? : PID$
$freech' = freech \cup \{p? \mapsto nullpid\}$

The *SetFCHead* operation sets the value of *hdfree*.

$\frac{\text{SetFCHead} \quad \Delta PTAB1 \quad p? : PID}{hdfree' = p?}$

Analogously, *SetFCLast* sets the value of *endfree*.

$\frac{\text{SetFCLast} \quad \Delta PTAB1 \quad p? : PID}{endfree' = p?}$
--

The following is the definition of the operation that deallocates a process identifier. It is similar to the one in the earlier specification and its justification is also similar.

$$\begin{aligned} \text{FreePID1} \hat{=} & \\ & (((\text{EmptyFreeChain1} \wedge \\ & \quad \text{AddFreechainLast} \wedge \text{SetFCLast} \wedge \text{SetFCHead}) \\ & \vee (\text{UsedPID1} \wedge \\ & \quad (\text{AddNewLastFreechain} \wp \text{AddFreechainLast}) \wedge \text{SetFCLast})) \wedge \\ & \quad \text{SysOk}) \\ & \vee \text{UnusedPID} \end{aligned}$$

This can be transformed by distribution of *SysOk*. The transformation is justified by the propositional calculus theorem $(p \vee q) \wedge r \Leftrightarrow (p \wedge r) \vee (q \wedge r)$. The use of this theorem occurs frequently and can be used both to expand a schema by producing copies of conjuncts and to contract them by reducing multiple occurrences of a conjunct to a single one.

$$\begin{aligned} \text{FreePID1} \hat{=} & \\ & ((\text{EmptyFreeChain1} \wedge \\ & \quad \text{AddFreechainLast} \wedge \text{SetFCLast} \wedge \text{SetFCHead} \wedge \text{SysOk}) \\ & \vee (\text{UsedPID1} \wedge \\ & \quad (\text{AddNewLastFreechain} \wp \text{AddFreechainLast}) \wedge \text{SetFCLast} \wedge \text{SysOk})) \\ & \vee \text{UnusedPID1} \end{aligned}$$

This definition can then be expanded into the schema that follows. A small amount of simplification has been performed on the schema, it should be noted. Very often, when expanding definitions into schemata, we will take the opportunity to engage in some simplification; we will, though, outline the transformations employed unless they are obvious.

$\frac{\text{FreePID1} \quad \Delta PTAB1 \quad \Delta ERRV \quad \Delta HW \quad p? : PID}{((\text{dom } \text{freech} = \emptyset \wedge \text{freech}' = \text{freech} \cup \{p? \mapsto \text{nullpid}\} \wedge \text{endfree}' = p? \wedge \text{hdfree}' = p? \wedge \text{serr}' = \text{sysok}) \vee (p? \notin \text{dom } \text{freech} \wedge \text{freech}' = (\text{freech} \oplus \{\text{endfree} \mapsto p?\}) \cup \{p? \mapsto \text{nullpid}\} \wedge \text{endfree}' = p? \wedge \text{serr}' = \text{sysok})) \vee (\text{serr}' = \text{usedpd} \wedge \text{intno}' = \text{killintno})}$
--

On termination, the external identifier of a process must be cancelled. This schema defines the operation.

$\frac{\text{DelProcUPID1} \quad \Delta PTAB1 \quad p? : PID}{\text{extpid1}' = \text{extpid1} \triangleleft \{p?\}}$

We need an operation to remove a process' external identifier when it is terminated. This schema defines that operation.

$\frac{\text{DelExtPD1} \quad \Delta PTAB1 \quad p? : PID}{\text{extpid1}' = \text{extpid1} \triangleleft \{p?\}}$
--

To delete a user process, the following is required:

$$\text{DelUserPD1} \hat{=} \text{DelExtPD1} \wedge \text{FreePID1}$$

This operation expands into

$\Delta PTAB1 \quad \Delta ERRV \quad \Delta HW \quad p? : PID$
$\text{extpid1}' = \text{extpid1} \triangleleft \{p?\}$

$$\begin{array}{l}
((\text{dom } \text{freech} = \emptyset \wedge \\
\quad \text{freech}' = \text{freech} \cup \{p? \mapsto \text{nullpid}\} \wedge \\
\quad \text{endfree}' = p? \wedge \\
\quad \text{hdfree}' = p? \wedge \\
\quad \text{serr}' = \text{sysok}) \\
\vee (p? \notin \text{dom } \text{freech} \wedge \\
\quad \text{freech}' = (\text{freech} \oplus \{\text{endfree} \mapsto p?\}) \cup \{p? \mapsto \text{nullpid}\} \wedge \\
\quad \text{endfree}' = p? \wedge \\
\quad \text{serr}' = \text{sysok})) \\
\vee (\text{serr}' = \text{usedpd} \wedge \text{intno}' = \text{killintno})
\end{array}$$

By calculation, the precondition of this operation is just *true*. This does not seem adequate, so we define

$\text{pre } \text{DelUserPD1} \hat{=} p? \notin \text{freech}$

Sometimes, it is necessary to terminate *all* processes and to do it as quickly as possible. The following operation deletes all the information about processes.

DeleteAllProcesses1

ΔPTAB1

$\text{hdfree}' = \text{nullpid}$

$\text{dom } \text{freech}' = \emptyset$

This operation is used by the ISR that responds to lethal errors. Its precondition is *true*, so it can be applied at any time!

ProcType1

ΞPTAB1

$p? : \text{PID}$

$pt! : \text{PTYPE}$

$pt! = \text{ptype}(p?)$

ProcState1

ΞPTAB1

$p? : \text{PID}$

$st! : \text{PSTATE}$

$st! = \text{state}(p?)$

SetProcState1 <hr/> $\Delta PTAB1$ $p? : PID$ $st? : PSTATE$ <hr/> $state' = state \oplus \{p? \mapsto st?\}$
--

pre $\text{SetProcState1} \hat{=} p? \in \text{used}$

Note that this is implied by the invariant.

$$\text{SetStateToReady1} \hat{=} \exists st : PSTATE \mid st = \text{psready} \bullet \text{SetProcState1}[st/st?]$$

$$\text{SetStateToRunning1} \hat{=} \exists st : PSTATE \mid st = \text{psrunning} \bullet \text{SetProcState1}[st/st?]$$

$$\text{SetStateToTerminated1} \hat{=} \exists st : PSTATE \mid st = \text{psterm} \bullet \text{SetProcState1}[st/st?]$$

Because all of the SetState1 operations are similar, only SetStateToReady1 is expanded here.

SetStateToReady1 <hr/> $\Delta PTAB1$ $p? : PID$ <hr/> $state1' = state1 \oplus \{p? \mapsto \text{psready}\}$

We now give the abstraction schema. The difference between the schema as presented here and the one in the previous refinement is that the current one has more process attributes to relate. The “structural” components (those dealing with the existence of processes) are the same in both cases.

AbsPTAB1 <hr/> $PTAB$ $PTAB1$ <hr/> $\text{dom freech} = PID \setminus \text{used}$ $\text{dom freech} \cap \text{used} = \emptyset$ $\text{nextupid1} = \text{nextupid}$ $\forall p : PID \bullet p \in \text{used} \Leftrightarrow \text{pidext}(p) = \text{pidext1}(p)$ $\forall p : PID \bullet p \in \text{used} \Leftrightarrow \text{extpid}(\text{pidext}(p)) = \text{extpid1}(\text{pidext1}(p))$ $\forall p : PID \bullet p \in \text{used} \Leftrightarrow \text{state}(p) = \text{state1}(p)$
--

$$\begin{aligned}
&\forall p : PID \bullet p \in used \Leftrightarrow ptype(p) = ptype1(p) \\
&\forall p : PID \bullet p \in used \Leftrightarrow msgq(p) = msgq1(p) \\
&\forall p : PID \bullet p \in used \Leftrightarrow pidext(p) = pidext1(p) \\
&\forall p : PID \bullet p \in used \wedge ptype(p) \neq dproc \Leftrightarrow cdseg(p) = cdseg1(p) \\
&\forall p : PID \bullet p \in used \wedge ptype(p) \neq dproc \Leftrightarrow dsseg(p) = dsseg1(p) \\
&\forall p : PID \bullet p \in used \wedge ptype(p) = dproc \Leftrightarrow devrqs(p) = devrqs1(p) \\
&\forall p : PID \bullet p \in used \wedge ptype(p) = dproc \Leftrightarrow devrpy(p) = devrpy1(p) \\
&\forall p : PID \bullet p \in used \wedge ptype(p) = dproc \Leftrightarrow devmsg(p) = devmsg1(p) \\
&\forall d : DEVNO \bullet devmap(d) \in used \Leftrightarrow devmap1(d) = devmap(d)
\end{aligned}$$

This schema is yet another identity (and this is usual). This implies that we can compute the operations we require for *PTAB1*, using those defined for *PTAB*. It also implies that the refinement proofs must be straightforward. We give the initialisation theorem as an example proof.

Next, we state and prove the initialisation theorem for *PTAB1*. This is the only proof in this section. It is included to demonstrate to the reader that the abstraction relation is sensible. The other proofs could be included but they are all relatively straightforward. (The interested reader might like to compare this abstraction relation with the parallel one in Chapter 3 and thus gain an idea of what the proofs are like.)

Theorem 59. $\forall PTAB'; PTAB1' \bullet PTAB1Init \wedge AbsPTAB1 \Rightarrow PTAB1Init$

PROOF. The universal implies that $\text{dom } freech' = PID$ since $PID \setminus used' = freech'$. We have $PID \setminus used = PID$, so $used' = \emptyset$, $\text{dom } freech' \neq \emptyset$ for $hdfree \neq endfree \neq nullpid$.

By *AbsPTAB1'*, $nextupid' = nextupid1' = 1$. \square

5.4.3 Refinement Two

The second refinement of *PTAB* is the subject of this subsection. The new *PTAB2* schema is given immediately.

PTAB2

$$\begin{aligned}
&freehd, freelst : GPID \\
&next : PID \mapsto GPID \\
&nextupid2 : UPID \\
&extpid2 : UPID \rightarrow PID \\
&pidext2 : PID \rightarrow UPID \\
&devmap2 : DEVNO \rightarrow PID \\
&state2 : PID \rightarrow PSTATE \\
&tss2 : PID \rightarrow TSS \\
&ptype2 : PID \rightarrow PTYPE \\
&msgq2 : PID \rightarrow MSGQ \\
&devrqs2 : PID \rightarrow MSG
\end{aligned}$$

$$devmsg2 : PID \rightarrow (GPID \times MSG)$$

$$devrpy2 : PID \rightarrow MSG$$

$$cdseq2 : PID \rightarrow SDESC$$

$$dsseq2 : PID \rightarrow SDESC$$

$$freehd = nullpid \Leftrightarrow freelst = nullpid$$

$$freehd = nullpid \Rightarrow next^*(\{freehd\}) = \emptyset$$

$$freehd \neq nullpid \Leftrightarrow$$

$$\forall p : PID \bullet$$

$$p = freehd \Rightarrow nullpid \in next^+(\{freehd\})$$

$$freehd \neq nullpid \Leftrightarrow$$

$$\forall p : PID \bullet$$

$$p = freelst \Rightarrow next(freelst) = nullpid$$

$$freehd \neq nullpid \Rightarrow \exists_1 k : \mathbb{N} \bullet next^k(freehd) = nullpid$$

The reader should compare this with the corresponding schema in the refinement of the other kernel in this book. It will be seen that the two are quite similar. We make use of the similarity in the remainder of this subsection.

We immediately present the abstraction schema.

AbsPTAB2

PTAB1

PTAB2

$$freehd = hdfree$$

$$freelst = endfree$$

$$freehd \neq nullpid \Rightarrow$$

$$next^*(\{freehd\}) \setminus \{nullpid\} = \text{dom } freech$$

$$\text{dom } freech = \emptyset \Leftrightarrow freehd = freelst \wedge freehd = nullpid$$

$$freehd \neq nullpid \Leftrightarrow \forall p : PID \bullet p \in \text{dom } freech \Rightarrow next(p) = freech(p)$$

$$\text{dom } freech \subseteq \text{dom } next$$

$$\text{ran } freech \subseteq \text{ran } next$$

$$\forall p : PID \bullet$$

$$p \in \text{dom } freech \Leftrightarrow next(p) = freech(p)$$

Again, this is similar to the corresponding schema in Chapter 3. With the exception of the relationships between the domain and codomain of *freech* and *next*, the other conjuncts are identities. We can treat the predicate of this schema as if it were an identity. This has what, by now, should be familiar consequences for the conduct of the refinement.

We state the initialisation schema (it is quite obvious):

PTAB2Init

PTAB2'

 $freehd' = minpid$
 $freelst' = maxpid$
 $\forall p : PID \bullet$
 $p = maxpid \Rightarrow next'(p) = nullpid \wedge$
 $p < maxpid \Rightarrow next'(p) = p + 1$

The schemata defined at this level can be translated with ease into a programming language, so there is no more to be done here.

5.5 Process Queues

This section contains the refinement of the FIFO queue type used to implement the process queues manipulated by the Separation Kernel's scheduler. The type is identical to that defined in Chapter 3. This means that we can import all refinements and proofs *intact* from that earlier exercise and use them in the current context. This clearly saves us a little work; it also serves to shorten this book a little.

We will state the single error schema required by the process queue type. It is

$$\begin{aligned} ProcessQueueEmpty &\hat{=} \\ &(\exists e : SYSERR \mid e = emptyqueue \bullet \\ &SetSysErr[e/e?] \wedge \\ &RaiseKillInterrupt \end{aligned}$$

5.5.1 Top Level

This is a relatively straightforward specification of a FIFO queue. It uses a sequence as its basic container structure.

The state schema is the following.

PROCESSQUEUE

 $procs : seq PID$

As was the case with the previous example, it is possible to include *PTAB* in the *PROCESSQUEUE* schema, thus making *used* a visible component. This would permit the invariant to include $ran\ procs \subseteq used$. Equally, the sequence type could be declared as being an *injective* sequence. This would imply that elements can appear only once. In this case, as in the last, we prefer not to take these measures. We can prove that only elements of *used* can be in *procs* since only elements of *used* can execute on the processor.

Furthermore, it is not necessary to use an injective sequence. The reason for this is that when a process is in the scheduler's queue, it cannot be executed and cannot, therefore, be placed on the scheduler's queue; necessarily, each process identifier occurs in *procs* exactly once.

The initialisation operation is the obvious one.

$PROCESSQUEUEInit$
$PROCESSQUEUE'$
$procs' = \langle \rangle$

The test for queue emptiness is equally obvious.

$IsEmptyPROCESSQUEUE$
$\exists PROCESSQUEUE$
$procs = \langle \rangle$

New elements are enqueued at the *back* of the queue (it is a FIFO queue). This is captured by the following schema.

$EnqueuePROCESSQUEUE$
$\Delta PROCESSQUEUE$
$p? : PID$
$procs' = procs \hat{\ } \langle p? \rangle$

The head of the queue is the first element or *head procs*, since $head\ procs = procs(1)$ iff $procs \neq \langle \rangle$. The next schema defines the basic operation; the condition on the queue will be imposed at a later time.

$TheHeadOfPROCESSQUEUE$
$\exists PROCESSQUEUE$
$p! : PID$
$p! = head\ procs$

The above operation is not useful. It must test for the empty queue. This extension is made in the following definition.

$$\begin{aligned}
 HeadOfPROCESSQUEUE \hat{=} & \\
 & (IsNonEmptyPROCESSQUEUE \wedge \\
 & \quad TheHeadOfPROCESSQUEUE \wedge \\
 & \quad SysOk) \\
 & \vee ProcessQueueEmpty
 \end{aligned}$$

The definition expands into:

$\begin{array}{l} \text{HeadOfPROCESSQUEUE} \\ \Xi \text{PROCESSQUEUE} \\ \Delta \text{ERRV} \\ \Delta \text{HW} \\ p! : \text{PID} \end{array}$
$\begin{array}{l} (\text{procs} \neq \langle \rangle \wedge \\ \quad p! = \text{head } \text{procs} \wedge \\ \quad \text{serr}' = \text{sysok}) \\ \vee (\text{serr}' = \text{emptyqueue} \wedge \text{intno}' = \text{killintno}) \end{array}$

When a process is removed from the queue, it is removed from the head. The following schema defines this operation. It is the obvious specification, taking the tail of the queue and assigning it to the after state of the queue (procs'):

$\begin{array}{l} \text{DelHeadOfPROCESSQUEUE} \\ \Delta \text{PROCESSQUEUE} \end{array}$
$\text{procs}' = \text{tail } \text{procs}$

A dequeue can only take place when the queue is not empty. The operation to perform the dequeue is totalised by the addition of checks. It is

$$\begin{array}{l} \text{DequeuePROCESSQUEUE} \hat{=} \\ (\text{IsNotEmptyPROCESSQUEUE} \wedge \\ \quad \text{HeadOfPROCESSQUEUE} \wedge \\ \quad \text{DelHeadOfPROCESSQUEUE} \wedge \\ \quad \text{SysOk}) \\ \vee \text{ProcessQueueEmpty} \end{array}$$

This compound operation expands into:

$\begin{array}{l} \text{DequeuePROCESSQUEUE} \\ \Delta \text{PROCESSQUEUE} \\ \Delta \text{ERRV} \\ \Delta \text{HW} \\ p! : \text{PID} \end{array}$
$\begin{array}{l} (\text{procs} \neq \langle \rangle \wedge \\ \quad p! = \text{head } \text{procs} \wedge \\ \quad \text{procs}' = \text{tail } \text{procs} \wedge \\ \quad \text{serr}' = \text{sysok}) \\ \vee (\text{serr}' = \text{emptyqueue} \wedge \text{intno}' = \text{killintno}) \end{array}$

This is all there is to the queue type used by the scheduler. The round robin scheduling algorithm requires a strict FIFO queue. This is what has been presented.

5.5.2 Refinement

The refinement of this type follows that in the *PROCESSQUEUE* section of the first kernel. The proofs are not repeated here.

It should be noted that the *DEVPROCQUEUE* type is defined in the next section. Type *DEVPROCQUEUE* is another FIFO queue type whose elements are elements of *PID*. The *DEVPROCQUEUE* type is defined in terms of renaming components of *PROCESSQUEUE*. The refinement proofs for *DEVPROCQUEUE* are identical to those for *PROCESSQUEUE*, so they may safely be omitted.

5.6 The Scheduler

The separation kernel is intended to model a distributed system. This implies that the scheduler can be very simple.

The original paper on Separation Kernels, [10], specifies the round-robin scheduling algorithm. A problem can arise when high-priority devices need to be included in the system. To solve this, the scheduler is specified as two queues. One queue is used to schedule user-level processes. The second queue is used to schedule device processes. The device process queue has higher priority than the one for scheduling user processes.

It is necessary to begin by defining a separate queue type for device processes. This is required so that the names of device and process queue components and operations do not clash. We continue by defining new queue types and operations by renaming those defined for FIFO queues. Note that name substitutions must be performed in order to ensure that the new queue type does not contain names that clash with any existing (or to be defined) types.

$$\begin{aligned}
 DEVPROCQUEUE &\hat{=} PROCESSQUEUE[devs/procs] \\
 DEVPROCQUEUEInit &\hat{=} PROCESSQUEUEInit[devs/procs] \\
 IsEmptyDEVPROCQUEUE &\hat{=} IsEmptyPROCESSQUEUE[devs/procs] \\
 EnqueueDEVPROCQUEUE &\hat{=} \\
 &\quad EnqueuePROCESSQUEUE[devs/procs, devs'/procs', dp?/p?] \\
 DequeueDEVPROCQUEUE &\hat{=} \\
 &\quad DequeuePROCESSQUEUE[devs/procs, devs'/procs', dp!/p!]
 \end{aligned}$$

To assure the reader that this is proper, the above operations are now expanded so that their full definition can be seen.

First, there is the queue type schema:

$DEVPROCQUEUE$ $devs : seq\ PID$

The device queue is initialised by the following operation:

DEVPROCQUEUEInit

DEVPROCQUEUE'

$devs' = \langle \rangle$

The emptiness of the device queue is tested by the following operation:

IsEmptyDEVPROCQUEUE

$\Xi DEVPROCQUEUE$

$devs = \langle \rangle$

The enqueue operation for device processes is defined by the following schema:

EnqueueDEVPROCQUEUE

$\Delta DEVPROCQUEUE$

$dp? : PID$

$devs' = devs \hat{\ } \langle dp? \rangle$

The dequeue operation expands to the following:

DequeueDEVPROCQUEUE

$\Delta DEVPROCQUEUE$

$\Delta ERRV$

ΔHW

$dp! : PID$

$(devs \neq \langle \rangle \wedge$

$dp! = head\ devs \wedge$

$devs' = tail\ devs \wedge$

$serr' = sysok)$

$\vee (serr' = emptyqueue \wedge intno' = killintno)$

Finally, the scheduler schema can be defined. This schema contains variables to represent the currently executing process, the previously executed process, the identifier of the idle process and two FIFO queues, one each for user and device processes. The schema is:

SKSCHED

$curr, prev : PID$

$ipid : PID$

$devq : DEVPROCQUEUE$

$procq : PROCESSQUEUE$

It should be noted that the user-process queue is just an unmodified copy of *PROCESSQUEUE*.

Upon seeing this definition, it should be clear that promotion is to be used in the definition of the scheduler, just as it was in the case of the previous one. This is a natural method for the specification of the scheduler (it also cuts down the work to be done in refining it to executable code).

The associated initialisation schema is the next one to be defined.

SKSCHEDInit

$\Xi SKSCHED'$

$p? : PID$

$curr' = minpid$

$prev' = minpid$

$ipid' = p?$

$devq' = \theta DEVPROCQUEUEInit$

$procq' = \theta PROCESSQUEUEInit$

Note that the initialisation of the two FIFO queues, *devq* and *procq* uses the θ notation.

The component *ipid* is the identifier of the idle process (sometimes called the “null” process). This is just a process that does nothing; it is there to absorb processor time in when there is nothing else to do. It can be implemented as a simple loop, such as:

```
while true do
  skip
od
```

The next few schemata define operations that manipulate the scalar variables in the scheduler’s schema. Their names are chosen so that they indicate function. The names of the variables are identical to those in the previous specification, so the reader can refer to the previous scheduler for explanation, should it be required.

IDLEPROCESSIdent

$\Xi SKSCHED$

$p! : PID$

$p! = ipid$

RunningProcess

$\Xi SKSCHED$

$p! : PID$

$p! = curr$

SetRunningProcess $\Delta SKSCHED$ $p? : PID$
$curr' = p?$

$\text{PreviouslyRunningProcess}$ $\Xi SKSCHED$ $p! : PID$
$p! = prev$

$\text{SetPreviousProcess}$ $\Delta SKSCHED$ $p? : PID$
$prev' = p?$

The final operation in this set is a little more complex. It is defined as the composition of other schemata:

$$\text{UpdateCurrentProcess} \hat{=} \text{SetRunningProcess} \wedge (\text{RunningProcess}[p/p!] \wedge \text{SetPreviousProcess}[p/p?]) \setminus \{p\}$$

It expands into a simple schema that can be simplified to give the following schema:

$\Delta SKSCHED$ $p? : PID$
$curr' = p?$ $prev' = curr$

The scheduler, $SKSCHED$, is defined in terms of promotion. The promoted components are the user- and device-process queues. The promotion schema is defined in the obvious fashion as follows.

$\Phi SKSCHED$ $\Delta SKSCHED$ $\Delta DEVPROCQUEUE$ $\Delta PROCESSQUEUE$
$devq = \theta DEVPROCQUEUE$ $devq' = \theta DEVPROCQUEUE'$ $procq = \theta PROCESSQUEUEInit$ $procq' = \theta PROCESSQUEUEInit'$

We can now define the promoted operations. Again, names are chosen to indicate function. We have little to say about these definitions. The operations correspond to those defined for device queues and are defined in a fashion similar to them.

$$\begin{aligned} \text{IsEmptyUSERPROCESSQUEUE} &\hat{=} \\ &\exists \Delta \text{PROCESSQUEUE} \bullet \\ &\quad \Phi \text{SKSCHED} \wedge \text{IsEmptyPROCESSQUEUE} \end{aligned}$$

$$\begin{aligned} \text{EnqueueUSERPROCESSQUEUE} &\hat{=} \\ &\exists \Delta \text{PROCESSQUEUE} \bullet \\ &\quad \Phi \text{SKSCHED} \wedge \text{EnqueuePROCESSQUEUE} \end{aligned}$$

$$\begin{aligned} \text{DequeueUSERPROCESSQUEUE} &\hat{=} \\ &\exists \Delta \text{PROCESSQUEUE} \bullet \\ &\quad \Phi \text{SKSCHED} \wedge \text{DequeuePROCESSQUEUE} \end{aligned}$$

$$\begin{aligned} \text{IsEmptyDEVICEQUEUE} &\hat{=} \\ &\exists \Delta \text{DEVPROCQUEUE} \bullet \\ &\quad \Phi \text{SKSCHED} \wedge \text{IsEmptyDEVPROCQUEUE} \end{aligned}$$

$$\begin{aligned} \text{EnqueueDEVICEPROCESS} &\hat{=} \\ &\exists \Delta \text{DEVPROCQUEUE} \bullet \\ &\quad \Phi \text{SKSCHED} \wedge \text{EnqueueDEVPROCQUEUE} \end{aligned}$$

$$\begin{aligned} \text{DequeueDEVICEQUEUE} &\hat{=} \\ &\exists \Delta \text{DEVPROCQUEUE} \bullet \\ &\quad \Phi \text{SKSCHED} \wedge \text{DequeueDEVPROCQUEUE} \end{aligned}$$

The operation that enqueues a user process in the user process ready queue is defined as follows:

$$\begin{aligned} \text{MakeReady} &\hat{=} \\ &\text{SetStateToReady} \wedge \text{EnqueueUSERPROCQUEUE} \end{aligned}$$

It is possible to strengthen this definition, making it more secure. The definition of *MakeReady* would look something like:

$$\begin{aligned}
\text{MakeReady} &\hat{=} \\
&(\text{KnownPID} \wedge \\
&\quad (\text{IsUserPID} \wedge \\
&\quad\quad \text{SetStateToReady} \wedge \\
&\quad\quad \text{EnqueueUSERPROCQUEUE} \wedge \\
&\quad\quad \text{SysOk}) \\
&\quad \vee \text{NotUserPID}) \\
&\vee \text{UnknownPID}
\end{aligned}$$

This would be a much more secure operation. However, it would require additional checks, *KnownPID* and *IsUserPID*, whose execution might incur unacceptable amounts of additional time (*KnownPID* must search the free chain in *PTAB*). The use of this operation (which requires the definition of additional schemata) remains an option but it is one with which we do not continue.

Next, the operation to place a device process on the ready devices queue, *devq*, is defined:

$$\begin{aligned}
\text{ReadyDeviceProcess} &\hat{=} \\
&\text{SetStateToReady} \wedge \text{EnqueueDEVPROCQUEUE}
\end{aligned}$$

This expands and simplifies to:

$ \begin{aligned} &\Delta \text{PTAB} \\ &\Delta \text{SKSCHED} \\ &\Delta \text{PROCESSQUEUE} \end{aligned} $
$ \begin{aligned} \text{state}' &= \text{state} \oplus \{p? \mapsto \text{psready}\} \\ \text{devs}' &= \text{devs} \wedge \langle p? \rangle \end{aligned} $

The operation is now defined that executes the idle process at times when the scheduler determines that there is nothing else to do.

$$\begin{aligned}
\text{RunIdleProcess} &\hat{=} \\
&(\text{IDLEPROCESSIdent}[i/p] \wedge \\
&\quad \text{SetStateToRunning}[i/p?] \wedge \\
&\quad \text{UpdateCurrentProcess}[i/p?] \setminus \{i\})
\end{aligned}$$

This expands and simplifies to:

$ \begin{aligned} &\Delta \text{PTAB} \\ &\Delta \text{SKSCHED} \\ &\Delta \text{PROCESSQUEUE} \end{aligned} $
$ \begin{aligned} \text{state}' &= \text{state} \oplus \{ip \mapsto \text{psrunning}\} \\ \text{curr}' &= ip \\ \text{prev}' &= \text{curr} \end{aligned} $

It is sometimes necessary for a process to be removed from the scheduler queue in which it currently resides. When this happens, the process is said to be *unreadied*. Unreadying can occur when, for example, the current process makes a request for an I/O operation. I/O operations require time to complete and a device process must be scheduled, data transferred and the requesting process must be notified and then put back into the scheduler's queue. This is the most common case of unreadying and is, probably the only case relevant to the Separation Kernel. In other cases, a process that is not currently running is identified and removed from the queue. It is considered that, in the configuration of the Separation Kernel defined in this chapter, that this will not be a frequent operation; the case is included in the schema defining the unready operation, however.

In the operations specified here, an *unready* operation will not be used. Instead, use will be made of the fact that it is the current process that is performing the operation that requires the current process to be suspended. Nevertheless, the provision of the operation is useful because it provides a clean operation that can be employed by device processes (which are not specified in detail in this book).

It is also expected that device processes will never be unreadied. Therefore, the following definition is of the operation to remove user-level processes from the scheduler. If the process is the currently executing one, another process must be selected to execute. If the process to be unreadied is not yet executing (and is, therefore, in the user-process queue), it is merely removed from the queue and the current process continued.

$$\begin{aligned}
 SKMakeUnready \hat{=} & \\
 & (RunningProcess[r/p!] \wedge \\
 & \quad (IsEmptyUSERPROCESSQUEUE \wedge RunIdleProcess \S CTXTSW) \\
 & \quad \vee (DequeueUSERPROCESSQUEUE[n/p!] \wedge \\
 & \quad \quad SetStateToRunning[n/p?] \wedge \\
 & \quad \quad UpdateCurrentProcess[n/p?] \S CTXTSW) \setminus \{n\} \setminus \{r\}
 \end{aligned}$$

The main scheduling operation is the following:

$$\begin{aligned}
 SKSchedNext \hat{=} & \\
 & (IsEmptyDEVICEQUEUE \wedge \\
 & \quad (IsEmptyUSERPROCESSQUEUE \wedge RunIdleProcess \S CTXTSW) \\
 & \quad \vee (DequeueUSERPROCESSQUEUE[n/p!] \wedge \\
 & \quad \quad SetStateToRunning[n/p?] \wedge \\
 & \quad \quad UpdateCurrentProcess[i/p?] \S CTXTSW) \setminus \{n\}) \\
 & \vee (DequeueDEVICEQUEUE[d/p!] \wedge \\
 & \quad SetStateToRunning[d/p?] \wedge \\
 & \quad UpdateCurrentProcess[d/p?] \S CTXTSW) \setminus \{d\}
 \end{aligned}$$

Notice that *SKSchedNext* always stores in *prev* the identifier of the process that was current in its before state. After simplification, this operation can be written as

$\Delta SKSCHED$

$$\begin{aligned}
& (devq = \langle \rangle \wedge \\
& \quad (procq = \langle \rangle \wedge \\
& \quad \quad curr' = ip \wedge prev' = curr \wedge \\
& \quad \quad \quad state' = state \oplus \{ip \mapsto p\text{running}\} \S CTXTSW) \\
& \quad \vee (state' = state \oplus \{head\ procq \mapsto p\text{running}\} \wedge \\
& \quad \quad \quad procq' = tail\ procq \wedge \\
& \quad \quad \quad \quad curr' = head\ procq \wedge prev' = prev \S CTXTSW)) \\
& \vee (devq' = tail\ devq \wedge \\
& \quad \quad state' = state \oplus \{head\ devq \mapsto p\text{running}\} \wedge \\
& \quad \quad \quad curr' = head\ devq \wedge prev' = curr \S CTXTSW)
\end{aligned}$$

Since this is such an important operation, its precondition must be calculated.

$pre\ SKSchedNext \hat{=} true$

The *requeue* operation just puts an unready process back onto the appropriate queue in the scheduler. Requeueing occurs, for example, when a user process has received data from a device request (e.g., received a data buffer from an input device). There are two versions of this operation, one each for user and device processes. Here, initially, is the *requeue* operation for user processes.

$RequeueUserProcess \hat{=} (SKSchedNext \S MakeReady)$

This definition expands into

 $RequeueUserProcess$ $\Delta SCHED$

$p? : PID$

$$\begin{aligned}
& \exists procq'' : seq\ PID; curr'', prev'' : PID; state'' : PID \mapsto PSTATE \bullet \\
& \quad ((devq = \langle \rangle \wedge \\
& \quad \quad (procq = \langle \rangle \wedge \\
& \quad \quad \quad curr' = ip \wedge prev' = curr \wedge \\
& \quad \quad \quad \quad state'' = state \oplus \{ip \mapsto p\text{running}\} \S CTXTSW) \\
& \quad \quad \vee (state' = state \oplus \{head\ procq \mapsto p\text{running}\} \wedge \\
& \quad \quad \quad \quad procq'' = tail\ procq \wedge \\
& \quad \quad \quad \quad \quad curr' = head\ procq \wedge prev' = curr \S CTXTSW)) \\
& \quad \vee (devq' = tail\ devq \wedge \\
& \quad \quad \quad state'' = state \oplus \{head\ devq \mapsto p\text{running}\} \wedge \\
& \quad \quad \quad \quad curr' = head\ devq \wedge prev' = curr \S CTXTSW)) \\
& \quad \wedge procq' = procq'' \hat{\cap} \langle p? \rangle \\
& \quad \wedge state' = state'' \oplus \{p? \mapsto p\text{ready}\}
\end{aligned}$$

The operation deals only with user processes, so only that part of *SKSchedNext* is affected by simplification (this is also the reason for the omission of *devq* in the enclosing existential quantifier). The simplified operation is

$\frac{\text{RequeueUserProcess}}{\Delta SCHEd}$ $p? : PID$ <hr style="border: 0.5px solid black;"/> $(devq = \langle \rangle \wedge$ $(\text{procq} = \langle \rangle \wedge \text{curr}' = ip \wedge \text{prev}' = \text{curr} \wedge$ $\text{state}' = \text{state} \oplus \{ip \mapsto \text{psrunning}, p? \mapsto \text{psready}\} \wedge$ $\text{procq}' = \langle p? \rangle$ $\text{§} CTXTSW)$ $\vee (\text{state}' = \text{state} \oplus \{\text{head procq} \mapsto \text{psrunning}, p? \mapsto \text{psready}\} \wedge$ $\text{procq}' = (\text{tail procq}) \hat{\wedge} \langle p? \rangle \wedge$ $\text{curr}' = \text{head procq} \wedge \text{prev}' = \text{curr}$ $\text{§} CTXTSW))$ $\vee (devq' = \text{tail devq} \wedge$ $\text{state}' = \text{state} \oplus \{\text{head devq} \mapsto \text{psrunning}\} \wedge$ $\text{curr}' = \text{head devq} \wedge \text{prev}' = \text{curr}$ $\text{§} CTXTSW)$
--

This is another important operation, so its precondition is calculated.

$\text{pre RequeueUserProcess} \hat{=} \text{true}$

The requeue operation for device processes is now defined. Uses of this operation will be seen when the device-process interface is defined. The device-requeue operation is analogous to that for user processes, as can be seen from its definition.

$\text{RequeueDeviceProcess} \hat{=}$
 $(SKSchedNext \text{ § } \text{ReadyDeviceProcess})$

The reader will undoubtedly notice the considerable similarity between the definition of this operation and the corresponding one for user processes. The definition of *RequeueDeviceProcess* expands to

$\frac{\text{RequeueDeviceProcess}}{\Delta SKSCHEd}$ $p? : PID$ <hr style="border: 0.5px solid black;"/> $\exists devq'' : \text{seqPID}; \text{curr}'', \text{prev}'' : PID; \text{state}'' : PID \mapsto PSTATE \bullet$ $(devq = \langle \rangle \wedge$ $(\text{procq} = \langle \rangle \wedge$ $\text{curr}' = ip \wedge \text{prev}' = \text{curr} \wedge$ $\text{state}'' = \text{state} \oplus \{ip \mapsto \text{psrunning}\} \text{ § } CTXTSW)$ $\vee (\text{state}'' = \text{state} \oplus \{\text{head procq} \mapsto \text{psrunning}\} \wedge$ $\text{procq}' = \text{tail procq} \wedge$

$$\begin{array}{l}
\text{curr}' = \text{head procq} \wedge \text{prev}' = \text{curr} \text{ ; } CTXTSW)) \\
\vee (\text{devq}'' = \text{tail devq} \wedge \\
\quad \text{state}'' = \text{state} \oplus \{\text{head devq} \mapsto \text{psrunning}\} \wedge \\
\quad \text{curr}' = \text{head devq} \wedge \text{prev}' = \text{curr} \text{ ; } CTXTSW) \\
\text{;} \\
\text{devq}' = \text{devq} \wedge \langle p? \rangle \wedge \\
\text{state}' = \text{state}'' \oplus \{p? \mapsto \text{psready}\}
\end{array}$$

Simplification of the above schema yields the following:

RequeueDeviceProcess

$\Delta SKSCHED$

$p? : PID$

$$\begin{array}{l}
(\text{devq} = \langle \rangle \wedge \\
\quad \text{devq}' = \langle p? \rangle \wedge \\
\quad (\text{procq} = \langle \rangle \wedge \\
\quad \quad \text{curr}' = ip \wedge \text{prev}' = \text{curr} \wedge \\
\quad \quad \text{state}' = \text{state} \oplus \{ip \mapsto \text{psrunning}, p? \mapsto \text{psready}\} \\
\quad \quad \text{;} CTXTSW) \\
\vee (\text{state}' = \text{state} \oplus \{\text{head procq} \mapsto \text{psrunning}, p? \mapsto \text{psready}\} \wedge \\
\quad \text{procq}' = \text{tail procq} \wedge \\
\quad \text{curr}' = \text{head procq} \wedge \text{prev}' = \text{curr} \\
\quad \text{;} CTXTSW)) \\
\vee (\text{devq}' = (\text{tail devq}) \wedge \langle p? \rangle \wedge \\
\quad \text{state}' = \text{state} \oplus \{\text{head devq} \mapsto \text{psrunning}, p? \mapsto \text{psready}\} \wedge \\
\quad \text{curr}' = \text{head devq} \wedge \text{prev}' = \text{curr} \text{ ; } CTXTSW)
\end{array}$$

Again, the precondition is required and is, therefore, calculated:

$$\text{pre RequeueDeviceProcess} \hat{=} \text{true}$$

5.7 Storage Pools

The Separation Kernel requires storage allocation to be performed in a number of places:

- In main store when processes are allocated. This operation consists of allocating the store and partitioning it into the required number of segments (2 in the current scheme).
- Inside the kernel, to allocate buffer space for inter-process messages.

The same operations can be used to implement storage allocation in both contexts. Although this might not be ideal, due to the fact that the allocator

was originally specified for the allocation and deallocation of small buffers and might not be optimal when operating on larger chunks of store, it shows how one specification can be employed in a number of contexts.

The error schemata are defined before the operations, as is our convention. There are 3 schemata.

The *NoSpace* operation sets the error variable when all the space in the pool has been allocated (this is probably going to be a rarely used operation).

$$\begin{aligned} NoSpace \hat{=} & \\ & (\exists e : SYSERR \mid e = nospaceinstore \bullet \\ & \quad SetSysErr[e/e?] \wedge \\ & \quad RaiseKillInterrupt \end{aligned}$$

5.7.1 Top Level

The top-level specification now follows. The specification introduces a state space (called *STOREPOOL*), its initialisation schema and the following operations:

- An allocation operation.
- A deallocation operation.
- A scavenge operation that is called periodically to merge any isolated free blocks.

The storage-freeing operation specified in this section is relatively naive. The basic idea behind it is that it merges blocks whenever possible. However, due to the fact that the order in which deallocation requests occur is unrelated to that in which blocks were allocated, it is possible for isolated blocks to be left in the pool. These isolated blocks count as storage leaks and must be collected and merged with other blocks. For this reason, the scavenge operation is included.

Before defining the operations, it is necessary to define a type.

The *MD* type is the *Memory Descriptor* type. It consists of the address of the start of a block of storage and the size of the block in bytes. An element of *MD* represents a block of storage.

$$MD = ADDR \times \mathbb{N}_1$$

It is necessary to define three operations: one to construct elements of *MD* (*mkmd*), one to access the address of the block (*mdaddr*) and one to access the block's size (*mdsz*). The definitions are simple and are as follows:

$$\begin{array}{l}
mkmd : ADDR \times \mathbb{N}_1 \rightarrow MD \\
mdaddr : MD \rightarrow ADDR \\
mdsz : MD \rightarrow \mathbb{N}_1
\end{array}$$

$$\begin{array}{l}
\forall a : ADDR; sz : \mathbb{N}_1 \bullet \\
\quad mkmd(a, sz) = (a, sz) \\
\forall m : MD \bullet \\
\quad mdaddr(m) = fst\ m \\
\quad mdsz(m) = snd\ m
\end{array}$$

Next, the definition of the storage pool schema is given; it is called *STORE-POOL*:

STOREPOOL

$$\begin{array}{l}
freebs : seq\ MD \\
maxfree : \mathbb{N}_1 \\
alloc : \mathbb{N} \\
psize : \mathbb{N}_1 \\
scavthresh : \mathbb{N} \\
scavcnt : \mathbb{N}
\end{array}$$

$$\begin{array}{l}
(freebs = \langle \rangle \wedge alloc = psize) \\
\vee (freebs \neq \langle \rangle \wedge \\
\quad \sum_{i=1}^{i=\#freebs} mdsz(freebs(i)) + alloc = psize)
\end{array}$$

The schema is composed of the following components:

- *freebs*: A sequence of memory descriptors. The descriptors point into the area of storage that is to be operated upon. Elements of this sequence denote the free blocks in the storage area; initially, there is just one descriptor in the sequence.
- *maxfree*: The maximum number of free blocks permitted in the storage pool.
- *alloc*: The number of bytes currently allocated in the storage pool.
- *psize*: The size of the storage area in bytes.
- *scavthresh*: The scavenge threshold (see below).
- *scavcnt*: The scavenge count (see below).

The initialisation operation is as follows:

STOREPOOLInit

$$\begin{array}{l}
STOREPOOL' \\
mf? : \mathbb{N}_1 \\
ba? : ADDR \\
ps? : \mathbb{N}_1
\end{array}$$

 $scthrsh? : \mathbb{N}$

 $maxfree' = mf?$ $psize' = ps?$ $alloc' = 0$ $freebs' = \langle mkmd(ba?, ps?) \rangle$ $scavthresh' = scthrsh?$ $scavcnt' = 0$

The amount allocated is set to 0 ($alloc' = 0$) and the various sizes are also set by input variables. The scavenger-related variables are set (see below).

The interesting part is the assignment to $freebs'$. A single element of type MD is assigned to the sequence. The MD element is composed of the start address of the storage pool (i.e., a pointer to the start of the pool), $ba?$, and the size of the pool in bytes, $ps?$. Initially, the storage pool is completely unallocated, so this memory descriptor correctly describes the initial situation.

The following operation checks that there is sufficient space left in the buffer pool and there are sufficient blocks remaining, it also tests that there is a block whose size is at least that requested.

 $CanAllocateBlock$

 $\Xi STOREPOOL$ $rqs? : \mathbb{N}_1$ $alloc + rqs? \leq psize$ $\#freebs < maxfree$ $\exists i : 1.. \#freebs \bullet$ $mdsz(freebs(i)) \geq rqs?$

The basic block allocation operation is now given.

 $AllocBlk$

 $\Delta STOREPOOL$ $rqs? : \mathbb{N}_1$ $a! : ADDR$ $\exists i : 1.. \#freebs \bullet$ $(mdsz(freebs(i)) = rqs? \wedge$ $freebs' = freebs \triangleright \{freebs(i)\} \wedge$ $alloc' = alloc + rqs? \wedge$ $a! = mdaddr(freebs(i)))$ $\vee (mdsz(freebs(i)) > rqs? \wedge$ $freebs' =$ $freebs \oplus \{i \mapsto$ $mkmd(mdaddr(freebs(i))$ $+rqs?, mdsz(freebs(i)) - rqs?)\} \wedge$

$$\begin{aligned} alloc &= alloc + rqsz? \wedge \\ a! &= mdaddr(freebs(i)) \end{aligned}$$

The operation works by iterating over the free blocks in *freebs*. If there is a block of identical size, it is returned; if there is a block of size greater than that requested, it is split into two.

The *AllocBlk* operation is important, so its precondition is calculated.

$$\begin{aligned} \text{pre } AllocBlk &\hat{=} \\ &\exists i : 1 .. \#freebs \bullet \\ &\quad mdsz(freebs(i)) \geq rqsz? \end{aligned}$$

The block-freing operation is as follows. It works by iterating over the free blocks, looking for a block that starts immediately after or immediately before the one being freed. If there is no such block in the storage pool, the one being freed is added to the end of the *MD* list in *freebs*.

FreeBlk

$\Delta STOREPOOL$

$a? : ADDR$

$sz? : \mathbb{N}_1$

$$\begin{aligned} &(\exists i : 1 .. \#freebs \bullet \\ &\quad (mdaddr(freebs(i)) = a? + sz? \wedge \\ &\quad\quad alloc' = alloc - sz? \wedge \\ &\quad\quad freebs' = freebs \oplus \{i \mapsto mkmd(a?, mdsz(freebs(i)) + sz?)\}) \\ &\quad \vee (mdaddr(freebs(i)) + mdsz(freebs(i)) = a? \wedge \\ &\quad\quad alloc' = alloc - sz? \wedge \\ &\quad\quad freebs' = \\ &\quad\quad\quad freebs \oplus \{i \mapsto mkmd(mdaddr(freebs(i)), mdsz(freebs(i)) + sz?)\}) \\ &\quad \vee (freebs' = freebs \hat{\ } \langle mkmd(a?, sz?) \rangle \wedge \\ &\quad\quad alloc' = alloc - sz?) \end{aligned}$$

This operation's precondition is also required.

$$\text{pre } FreeBlk \hat{=} true$$

Finally, a block-scavenging operation is defined. This reduces the store as far as possible to a single block. This requires the following function

$mergemds : MD \times MD \rightarrow MD$

$\forall m_1, m_2 : MD \bullet$

$$mergemds(m_1, m_2) = mkmd(mdaddr(m_1), mdsz(m_1) + mdsz(m_2))$$

The block scavenger operation is applied on a periodic basis. It iterates over the storage pool and tries to merge blocks wherever possible.

$\frac{\text{BlockScavenge}}{\Delta\text{STOREPOOL}}$
$\begin{aligned} &\forall i : 1.. \#freebs \bullet \\ &\quad \forall j : 1.. \#freebs \mid i \neq j \bullet \\ &\quad \quad [mdaddr(freebs(i)) + mdsz(freebs(i)) = mdaddr(freebs(j)) \wedge \\ &\quad \quad \quad \exists freebs'' : \text{seq } MD \bullet \\ &\quad \quad \quad \quad freebs'' = freebs \triangleright \{freebs(j)\} \wedge \\ &\quad \quad \quad \quad freebs' = freebs'' \oplus \{i \mapsto \text{mergemds}(freebs(i), freebs(j))\}] \\ &\quad \vee [mdaddr(freebs(j)) + mdsz(freebs(j)) = mdaddr(freebs(i)) \wedge \\ &\quad \quad \quad \exists freebs'' : \text{seq } MD \bullet \\ &\quad \quad \quad \quad freebs'' = freebs \triangleright \{freebs(i)\} \wedge \\ &\quad \quad \quad \quad freebs' = freebs \oplus \{j \mapsto \text{mergemds}(freebs(j), freebs(i))\}] \end{aligned}$

The *BlockScavenge* operation's precondition must be calculated. It is:

$\text{pre } \text{BlockScavenge} \hat{=} \\ \forall i : 1.. \#freebs \bullet \\ \quad \forall j : 1.. \#freebs \mid i \neq j \bullet \\ \quad \quad mdaddr(freebs(i)) + mdsz(freebs(i)) = mdaddr(freebs(j)) \\ \quad \quad \vee mdaddr(freebs(j)) + mdsz(freebs(j)) = mdaddr(freebs(i))$

The scavenger is triggered by a “scavenge counter”. This counter is incremented when a deallocation is performed. It is:

$\frac{\text{IncFreeCnt}}{\Delta\text{STOREVEC}}$
$scavcnt' = scavcnt + 1$

After a block scavenge operation is performed, the counter should be cleared. The following operation defines it:

$\frac{\text{ClearFreeCnt}}{\Delta\text{STOREVEC}}$
$scavcnt' = 0$

When the scavenge counter reaches the threshold, the next operation, a predicate, is true.

$\frac{\text{ShouldScavenge}}{\Delta\text{STOREVEC}}$
$scavcnt = scavthresh$

The specification is now complete and the refinement can start.

5.7.2 Refinement One

This is the first level of refinement.

Initially, a *nullmd* must be defined. It is clear that it should be the following unique definition:

$nullmd : MD$
$nullmd = mkmd(0, 0)$

The first refinement of the *STOREPOOL* schema is the following:

$STOREPOOL1$
$freebs1 : 1..maxfblocks \rightarrow MD$
$maxfblocks : \mathbb{N}_1$
$nextm : \mathbb{N}_1$
$alloc1 : \mathbb{N}$
$psize1 : \mathbb{N}$
$scavthresh1 : \mathbb{N}$
$scavcnt1 : \mathbb{N}$
$(nextm = 1 \wedge alloc1 = psize1)$
$\vee (nextm > 0 \wedge \sum_{i=1}^{i=nextm-1} mdsz(freebs1(i)) + alloc1 = psize1)$

The biggest difference between this schema and the one in the specification is that *freebs* is to be related to *freebs1*, whose type is $1..maxfblocks \rightarrow MD$, not *seq MD*.

Note that the variable *nextm* has been introduced. This variable is used to indicate the next element of *freebs1* into which an *MD* can be stored. The *nextm* variable is used only when deallocating variables.

$STOREPOOLInit1$
$STOREPOOL1'$
$mf? : \mathbb{N}_1$
$ba? : ADDR$
$ps? : \mathbb{N}_1$
$scthrsh? : \mathbb{N}$
$maxfblocks' = mf?$
$psize1' = ps?$
$alloc1' = 0$
$nextm' = 2$
$freebs1'(1) = mkmd(ba?, ps?)$
$scavthresh1' = scthrsh?$
$scavcnt1' = 0$

The initialisation schema is as one would expect. The principle behind it is identical.

The next schema corresponds directly to the one in the specification.

EnoughSpace1 $\Xi \text{STOREPOOL}$ $rqsz? : \mathbb{N}_1$
$alloc1 + rqsz? \leq psize1$

The following schema also corresponds directly to *CanAllocateBlock*:

CanAllocateBlock1 $\Xi \text{STOREPOOL1}$ $rqsz? : \mathbb{N}_1$
$alloc1 + rqsz? \leq psize1$ $nextm \leq maxfblocks$ $\exists i : 1 \dots nextm - 1 \bullet$ $mdsz(freebs1(i)) \geq rqsz?$

The allocation operation is now defined. It is also very close to the original specification, the differences being due to the different representation of the free block list.

AllocBlk1 $\Delta \text{STOREPOOL1}$ $rqsz? : \mathbb{N}_1$ $a! : \text{ADDR}$
$\exists i : 1 \dots nextm - 1 \bullet$ $(mdsz(freebs1(i)) = rqsz? \wedge$ $alloc1' = alloc1 + rqsz? \wedge$ $a! = mdaddr(freebs1(i)) \wedge$ $nextm' = nextm - 1 \wedge$ $\forall j : i \dots nextm - 2 \bullet$ $freebs1' = freebs1 \oplus \{j \mapsto freebs1(j + 1)\})$ $\vee (mdsz(freebs1(i)) > rqsz? \wedge$ $alloc1' = alloc1 + rqsz? \wedge$ $a! = mdaddr(freebs1(i)) \wedge$ $freebs1' =$ $freebs1 \oplus \{i \mapsto$ $mkmd(mdaddr(freebs1(i)) + rqsz?,$ $mdsz(freebs1(i)) - rqsz?)\})$

The deallocation operation's schema refines to the following schema:

FreeBlk1 Δ STOREPOOL1 $a? : ADDR$ $sz? : \mathbb{N}_1$

$$\begin{aligned}
& (\exists i : 1 .. nextm - 1 \bullet \\
& \quad (mdaddr(freebs1(i)) = a? + sz? \wedge \\
& \quad \quad alloc1' = alloc1 - sz? \wedge \\
& \quad \quad freebs1' = freebs1 \\
& \quad \quad \oplus \{i \mapsto mkmd(a?, mdsz(freebs1(i)) + sz?)\}) \\
& \quad \vee (mdaddr(freebs1(i)) + mdsz(freebs1(i)) = a? \wedge \\
& \quad \quad alloc1' = alloc1 - sz? \wedge \\
& \quad \quad freebs1' = \\
& \quad \quad \quad freebs1 \oplus \\
& \quad \quad \quad \{i \mapsto mkmd(mdaddr(freebs1(i)), mdsz(freebs1(i)) + sz?)\}) \\
& \quad \vee (freebs1' = freebs1 \oplus \{nextm \mapsto mkmd(a?, sz?)\} \wedge \\
& \quad \quad nextm' = nextm + 1 \wedge \\
& \quad \quad alloc1' = alloc1 - sz?)
\end{aligned}$$

The different representation of the free list is quite clear from a comparison of this schema with the original specification.

Finally, the block scavenger's first refinement now follows:

BlockScavenge1 Δ STOREPOOL
$$\begin{aligned}
& \forall i : 1 .. nextm - 1 \bullet \\
& \quad \forall j : 1 .. nextm - 1 \mid i \neq j \bullet \\
& \quad \quad [mdaddr(freebs1(i)) + mdsz(freebs1(i)) = mdaddr(freebs1(j)) \wedge \\
& \quad \quad \quad nextm' = nextm - 1 \wedge \\
& \quad \quad \quad \exists freebs1'' : 1 .. maxfblocks \rightarrow MD \bullet \\
& \quad \quad \quad \quad freebs1'' = freebs1 \triangleright \{freebs1(j)\} \wedge \\
& \quad \quad \quad \quad freebs1' = freebs1'' \oplus \{i \mapsto mergemds(freebs1(i), freebs1(j))\}] \\
& \quad \vee [mdaddr(freebs1(j)) + mdsz(freebs1(j)) = mdaddr(freebs1(i)) \wedge \\
& \quad \quad \quad nextm' = nextm - 1 \wedge \\
& \quad \quad \quad \exists freebs1'' : 1 .. maxfblocks \rightarrow MD \bullet \\
& \quad \quad \quad \quad freebs1'' = freebs1 \triangleright \{freebs1(i)\} \wedge \\
& \quad \quad \quad \quad freebs1' = freebs1 \oplus \{j \mapsto mergemds(freebs1(j), freebs1(i))\}]
\end{aligned}$$

pre *BlockScavenge* $\hat{=}$

$$\begin{aligned}
& \forall i : 1 .. nextm - 1 \bullet \\
& \quad \forall j : 1 .. nextm - 1 \mid i \neq j \bullet \\
& \quad \quad mdaddr(freebs1(i)) + mdsz(freebs1(i)) = mdaddr(freebs1(j)) \\
& \quad \quad \vee mdaddr(freebs1(j)) + mdsz(freebs1(j)) = mdaddr(freebs1(i))
\end{aligned}$$

The refined scavenge count operations are now given.
First, the operation to increment the scavenge count.

<i>IncFreeCnt1</i>
$\Delta\text{STOREVEC1}$
$\text{scavcnt1}' = \text{scavcnt1} + 1$

It is identical to the original specification, as is the schema to clear the scavenge count.

<i>ClearFreeCnt1</i>
$\Delta\text{STOREVEC1}$
$\text{scavcnt1}' = 0$

The schema defining the operation that determines whether a block scavenge should occur is also identical to the specification:

<i>ShouldScavenge1</i>
$\Delta\text{STOREVEC1}$
$\text{scavcnt1} = \text{scavthresh1}$

That these 3 operations are identical to the specification should not come as too much of a surprise, for all 3 schemata perform simple operations on scalar variables. In each case, the variable name is different but operation is the same. This suggests how the abstraction relation will be defined. It is to this relation that we now turn.

The abstraction relation is defined by the following schema.

<i>AbsSTOREPOOL1</i>
STOREPOOL STOREPOOL1
$\text{alloc1} = \text{alloc}$ $\text{psize1} = \text{psize}$ $\text{maxblocks} = \text{maxfree}$ $\#\text{freebs} = \text{nextm} - 1$ $\forall i : 1.. \#\text{freebs} \bullet$ $\text{freebs1}(i) = \text{freebs}(i)$ $\text{scavcnt1} = \text{scavcnt}$ $\text{scavthresh1} = \text{scavthresh}$

The abstraction relation is an identity. The scalar variables are just renamed and so their refinement is not terribly interesting. The most interesting conjunct (if there is *anything* interesting about this relation, it is so straightforward) are:

$$\begin{aligned} \#freebs &= nextm - 1 \vee i : 1 .. \#freebs \bullet \\ freebs1(i) &= freebs(i) \end{aligned}$$

Here, the relationship between the index of the next free element of $freebs1$ and the length of $freebs$ is defined. The $nextm$ variable always points to the next element of $freebs1$ that can be used to store an MD ; this corresponds to the next element after the end of $freebs$, so must be equal to $nextm - 1$.

The other conjunct relates the two free block lists. It states that all descriptors in the two representations of the list are identical.

Theorem 60.

$$\begin{aligned} \forall STOREPOOL'; STOREPOOL1' \bullet \\ STOREPOOLInit1 \wedge AbsSTOREPOOL1' \Rightarrow STOREPOOLInit \end{aligned}$$

PROOF. It is immediate from the abstraction relation that $maxfblocks' = maxfree = mf?$, $alloc1' = alloc' = 0$ and $psize' = psize1' = ps?$.

The abstraction relation states that $nextm' = \#freebs' + 1$, so $nextm' = 2$ implies that $\#freebs = 1$, which, in turn, implies that $freebs' = 1$. The predicate of the abstraction relation requires that $freebs1'(i) = freebs'(i)$ for all $i \in 1 .. \#freebs'$ (or, equivalently $i \in 1 .. nextm' - 1$. Since $nextm' = 2$, $nextm' - 1 = 1$ and $freebs1'(1) = freebs'(1)$ ($= head\ freebs'$) and $freebs1'(1) = mkmd(ba?, ps?) = freebs'(1)$.

Finally, since $scavcnt1 = scavcnt$ and $scavthresh1 = scavthresh$, the proof is done. \square

Theorem 61. $\forall STOREPOOL; STOREPOOL1; rqsz? : \mathbb{N}_1 \bullet pre\ AllocBlk \wedge AbsSTOREPOOL1 \Rightarrow pre\ AllocBlk1$

PROOF. The precondition of $AllocBlk$ is

$$\exists i : 1 .. \#freebs \bullet mdsz(freebs(i)) \geq rqsz?$$

and that of $AllocBlk1$ is

$$\exists i : 1 .. nextm - 1 \bullet mdsz(freebs1(i)) \geq rqsz?$$

By the predicate of $AbsSTOREPOOL1$, $nextm = \#freebs + 1$, so $\#freebs = nextm - 1$. Since $1 \leq i \leq \#freebs$ (or, equivalently, $1 \leq i \leq nextm - 1$), by the abstraction relation, $freebs(i) = freebs1(i)$. The remainder is immediate. \square

Theorem 62.

$$\begin{aligned} \forall STOREPOOL; STOREPOOL'; STOREPOOL1; STOREPOOL1'; \\ rqsz? : \mathbb{N}_1; s! : ADDR \bullet \\ pre\ AllocBlk \wedge \\ AbsSTOREPOOL1 \wedge \\ AbsSTOREPOOL1' \wedge \\ AllocBlk1 \\ \Rightarrow AllocBlk \end{aligned}$$

PROOF. First, that the ranges of the quantifiers are identical can be seen from the following. By the predicate of $AbsSTOREPOOL1$, $nextm = \#freebs + 1$, so $\#freebs = nextm - 1$. Next, by the same predicate, $alloc = alloc1$, so $alloc1 + rqs\? = alloc + rqs\?$, while the predicate of $AbsSTOREPOOL1'$ requires that $alloc' = alloc1'$, so $alloc1 + rqs\? = alloc + rqs\? = alloc1' = alloc'$.

For the reason that $1 \leq i \leq nextm - 1$, or equivalently that $1 \leq i \leq \#freebs$, $freebs1(i) = freebs(i)$ and $freebs1'(i) = freebs'(i)$ by the predicates of the two abstraction schemata. From this, it can be inferred that $mdsz(freebs1(i)) = rqs\? = mdsz(freebs(i))$, $mdsz(freebs1(i)) > rqs\?$ implies $mdsz(freebs(i)) > rqs\?$ and $mdaddr(freebs1(i)) = mdaddr(freebs(i))$. A consequence of the last is that $a! = mdaddr(freebs1(i)) = mdaddr(freebs(i))$.

All that remains is the equivalence of $\forall j : i .. nextm - 2 \bullet freebs1' = freebs1 \oplus \{j \mapsto freebs1(j+1)\}$ and $freebs' = freebs \triangleright \{freebs(i)\}$ (the update in the second disjunct is a simple consequence of the abstraction relations and the range condition, $1 \leq i \leq \#freebs$). It should be clear that $freebs1'(i) = freebs1(i+1)$; that is, $freebs1' = freebs1 \triangleright \{freebs1(i)\}$ and the abstraction relations permit the proof to be completed. \square

Theorem 63.

$$\forall STOREPOOL; STOREPOOL1; a : ADDR; sz\? : \mathbb{N}_1 \bullet \\ pre\ FreeBlk \wedge AbsSTOREPOOL1 \Rightarrow pre\ FreeBlk1$$

PROOF. Trivial. \square

Theorem 64.

$$\forall STOREPOOL; STOREPOOL'; STOREPOOL1; STOREPOOL1'; \\ a : ADDR; sz\? : \mathbb{N}_1 \bullet \\ pre\ FreeBlk \wedge \\ AbsSTOREPOOL1 \wedge \\ AbsSTOREPOOL1' \wedge \\ FreeBlk1 \\ \Rightarrow FreeBlk$$

PROOF. The quantifier range $1 .. nextm - 1$ is equivalent, by the predicate of $AbsSTOREPOOL1$, to $1 .. \#freebs$ since $nextm = \#freebs + 1$.

The rest of the proof divides into three cases. However, in all cases, the equation $alloc1' = alloc1 - sz\?$ occurs. By the predicate of the abstraction relation, $AbsSTOREPOOL1$, $alloc1 = alloc$ and by the predicate of $AbsSTOREPOOL1'$, $alloc1' = alloc'$, so $alloc1' = alloc1 - sz\? = alloc - sz\? = alloc'$.

It should be noted that in all three cases, $1 \leq i \leq nextm - 1$, by the predicate of the abstraction relation $AbsSTOREPOOL1$, is equivalent to $1 \leq i \leq \#freebs$, so i is always in range. This has the implication, by the predicates

of the two abstraction relations, that $freebs(i) = freebs1(i)$ and $freebs'(i) = freebs1'(i)$.

Case 1. $mdaddr(freebs1(i)) = a? + sz?$. By the above remarks, this is clearly equivalent to $mdaddr(freebs(i)) = a? + sz?$. The update of $freebs1$ follows (RHS) from the fact that i is in the range $1 \dots nextm - 1$ or, equivalently, to $1 \dots \#freebs$ and (LHS) from the fact that $freebs1'(i) = freebs'(i)$, $1 \leq i \leq nextm - 1$.

Case 2. Similar to Case 1.

Case 3. First, it is clear that $nextm - 1 = nextm' = \#freebs' = \#freebs - 1$, since, by $AbsSTOREPOOL1$, $nextm = \#freebs + 1$ and, by $AbsSTOREPOOL1$, $nextm' = \#freebs' + 1$. Finally, letting m denote $mkmd(a?, sz?)$,

$$\begin{aligned}
 freebs1' & \\
 &= freebs1 \oplus \{nextm \mapsto m\} \\
 &= freebs \oplus \{nextm \mapsto m\} \\
 &= freebs \oplus \{\#freebs + 1 \mapsto m\} \\
 &= freebs \cup \{\#freebs + 1 \mapsto m\} \\
 &= freebs \wedge \langle m \rangle \\
 &= freebs'
 \end{aligned}$$

where, $nextm = \#freebs + 1$. The equivalence of the first and last lines is a consequence of $AbsSTOREPOOL1'$. The fourth to sixth lines are justified by the fact that $nextm = \#freebs + 1$ and $\#freebs + 1 \notin \text{dom } freebs$, so $freebs \oplus \{\#freebs + 1 \mapsto m\} = freebs \cup \{\#freebs + 1 \mapsto m\}$; it is also the case that $(freebs \cup \{\#freebs + 1 \mapsto m\})(\#freebs) = \text{last } freebs$, while $(freebs \cup \{\#freebs + 1 \mapsto m\})(\#freebs + 1) = m$ or $\text{last } freebs' = m$; therefore, $freebs' = freebs \wedge \langle m \rangle$. \square

Theorem 65.

$\forall STOREPOOL; STOREPOOL1 \bullet$

$$pre \text{BlockScavenge} \wedge AbsSTOREPOOL1 \Rightarrow pre \text{BlockScavenge}1$$

PROOF. Since, by the abstraction relation, $1 \leq i, j \leq next - 1$ iff $1 \leq i, j \leq \#freebs$, $freebs(i) = freebs1(i)$ and $freebs(j) = freebs1(j)$. The remainder is trivial. \square

Theorem 66.

$\forall STOREPOOL; STOREPOOL'; STOREPOOL1; STOREPOOL1' \bullet$

$$\begin{aligned}
 &pre \text{BlockScavenge} \wedge \\
 &\quad AbsSTOREPOOL1 \wedge \\
 &\quad AbsSTOREPOOL1' \wedge \\
 &\quad \text{BlockScavenge}1 \\
 &\Rightarrow \text{BlockScavenge}
 \end{aligned}$$

PROOF. By the predicates of $AbsSTOREPOOL1$ and $AbsSTOREPOOL1'$ and by the fact that, given $AbsSTOREPOOL1$, $1 \leq i, j \leq next - 1$ iff $1 \leq i, j \leq \#freebs$, $freebs(i) = freebs1(i)$ and $freebs(j) = freebs1(j)$ and, furthermore, $freebs'(i) = freebs1'(i)$ and $freebs'(j) = freebs1'(j)$. The result then follows using the definition of *mergemds*. \square

The rest of the refined operations are trivially related to the top-level specification and the associated proofs are also trivial (simple identities), so they are omitted.

5.8 Raw Storage

The last section dealt with a storage allocator. The current section deals with the storage itself. The specification is quite obvious.

First, the necessary error schema is defined. It sets the error variable whenever an attempt to address a block fails.

$$\begin{aligned} BlockLocError &\hat{=} \\ &(\exists e : SYSERR \mid e = blocklocerror \bullet \\ &\quad SetSysErr[e/e?] \wedge \\ &\quad RaiseKillInterrupt \end{aligned}$$

The specification requires the definition of a new type, *PSU*:

[*PSU*]

This is the *Primary Storage Unit*. On some machines it is a byte and on others it is a 16-, 32- or 64-bit word.

5.8.1 Top level

The schema representing raw storage is as follows:

$\begin{aligned} STOREVEC & \\ sv : 1 \dots svs\!ize &\rightarrow PSU \\ svs\!ize : \mathbb{N}_1 & \\ startaddr : ADDR & \\ scavcnt : \mathbb{N} & \\ scavthresh : \mathbb{N}_1 & \end{aligned}$
--

The store proper is represented by *sv*. The size of the store (in terms of *PSU*) is given by *svsize*. The store starts at address *startaddr*. The remaining two variables are used for storage management.

This schema can be directly implemented as code, as, indeed, can the operations defined over it. There is no refinement required in the case of *STOREVEC* and its associated operations.

The initialisation operation is given by the schema:

$STOREVECInit$ <hr/> $STOREVEC'$ $ps? : \mathbb{N}_1$ $sa? : ADDR$
<hr/> $susize' = ps?$ $startaddr' = sa?$

The following schema defines a predicate that is true when the address, $loc?$, plus the block size, $sz?$, is within the storage area being modelled.

$CanStoreBlock$ <hr/> $\exists STOREVEC$ $loc? : ADDR$ $sz? : \mathbb{N}_1$
<hr/> $startaddr \leq loc?$ $loc? + sz? \leq startaddr + susize$

The next schema defines an operation that copies a block of store from one location to another.

$CopyBlock$ <hr/> $\Delta STOREVEC$ $v? : 1..sz? \rightarrow PSU$ $loc? : ADDR$ $sz? : \mathbb{N}_1$
<hr/> $\exists a : 1..susize \mid a = startaddr - loc? \bullet$ $\forall i : 1..sz? \bullet$ $sv' = sv \oplus \{a + (i - 1) \mapsto v?(i)\}$

The entire block is passed as $v?$ and the destination address is passed as $loc?$ and its size is passed as $sz?$.

The $CopyBlock$ operation is unsafe in the sense that it performs no checks that the address and size passed to it are correct in the sense that the start and end of the block are inside the storage area to which the block is to be copied.

$$\begin{aligned}
 StoreBlock &\hat{=} \\
 & (CanStoreBlock \wedge CopyBlock \wedge SysOk) \\
 & \vee BlockLocError
 \end{aligned}$$

The definition expands into

StoreBlock $\Delta STOREVEEC$ $\Delta ERRV$ ΔHW $v? : 1..sz? \rightarrow PSU$ $loc? : ADDR$ $sz? : \mathbb{N}_1$ $(startaddr \leq loc? \wedge$ $loc? + sz? \leq startaddr + ssize \wedge$ $(\exists a : 1..ssize \mid a = startaddr - loc? \bullet$ $\forall i : 1..sz? \bullet$ $sv' = sv \oplus \{a + (i - 1) \mapsto v?(i)\} \wedge$ $serr' = sysok)$ $\vee (serr' = blocklocerror \wedge intno' = killintno)$

The following operation is a checking operation. It returns a block of storage that has been stored in the vector. The returned block is bound to $v!$ and its size is $sz?$; the address at which the block starts in the storage vector is $addr?$.

StoredBlock $\Xi STOREVEEC$ $\Delta ERRV$ ΔHW $addr? : ADDR$ $sz? : \mathbb{N}$ $v! : 1..sz? \rightarrow PSU$ $(startaddr \leq addr? \wedge$ $addr? + sz? \leq startaddr + ssize \wedge$ $(\exists v : 1..sz? \rightarrow PSU \bullet$ $(\forall i : 1..sz? \bullet$ $v(i) = sv(addr? + i)) \wedge$ $v! = v) \wedge$ $serr' = sysok)$ $\vee (serr' = badblockaddr \wedge intno' = killintno)$

The simplification is omitted because it will be used in the expansion and simplification of the next schema.

5.8.2 Message Buffering

This subsection contains the definitions required to turn the storage vector just defined into an area of store that can be used to represent a buffer pool suitable

for use by a message-passing system. The basic definitions are performed by renaming existing components.

First, we define the storage area for messages. This is done in terms of renaming, using the *STOREVEC* state schema and its associated operations. Note that renaming, in effect, provides us with a new copy of *STOREVEC*.

It is necessary for the reader to remember that the definitions that follow are of the storage area *only*. The storage-management operations will be defined at this subsection.

$$MSGSTORE \hat{=} STOREVEC[mv/sv, mvsz/svsz, mstartaddr/startaddr, \\ mscavcnt/scavcnt, mscavthresh/scavthresh]$$

$$MSGSTOREInit \hat{=} STOREVECInit \\ [MSGSTORE'/STOREVEC', mps?/ps?, msa?/sa?]$$

$$CanStoreMsg \hat{=} CanStoreBlock[MSGSTORE/STOREVEC]$$

$$StoreMsg \hat{=} StoreBlock[MSGSTORE/STOREVEC]$$

$$StoredMsg \hat{=} StoredBlock[MSGSTORE/STOREVEC]$$

In these definitions, as in the ones that occur at the end of this subsection, it is assumed that the substitution of the name of the new state schema (*MSGSTORE*) for the basic one (*STOREVEC*) also substitutes the appropriate state variables, thus renaming the variables. This convention applies to *CanStoreMsg*, *StoreMsg* and *StoredMsg*.

The operation to delete stored messages must perform checking. It is defined as:

$$DeleteStoredMsg \hat{=} \\ (\exists sz : \mathbb{N} \mid sz = msgsz(msgat(a?)) \bullet \\ (StoredMsg[a?/addr?, m/v!, sz/sz?] \wedge \\ FreeMsg)) \\ \S(IncMsgFreeCnt \wedge \\ ((ShouldScavengeMsgs \wedge MsgScavenge) \S ClearMsgFreeCnt))$$

After expansion and simplification, this operation can be transformed into

<i>DeleteStoredMsg</i>
$\Delta MSGSTORE$ $\Delta STOREPOOL$ $\Delta ERRV$ ΔHW $a? : ADDR$
$(startaddr \leq a? \wedge$ $ a? + msgsz(msgat(a?)) \leq startaddr + ssize \wedge$ $ (\forall i : 1 \dots msgsz(msgat(a?)) \bullet$ $ v!(i) = sv(a? + i)) \wedge$ $ FreeMsg$ $ g(scavcnt = scavthresh - 1 \wedge$ $ MsgScavenge \wedge$ $ scavcnt' = 0)$ $ serr' = sysok)$ $\vee (serr' = badblockaddr \wedge intno' = killintno)$

Since it is known that *FreeBlk1* is a proper refinement of *FreeBlk* and that *BlockScavenge1* properly refines *BlockScavenge*, and noting that *STOREVEC* does not refine any further, the above can immediately be refined to

<i>DeleteStoredMsg</i>
$\Delta MSGSTORE$ $\Delta STOREPOOL1$ $\Delta ERRV$ ΔHW $a? : ADDR$
$(startaddr \leq a? \wedge$ $ a? + msgsz(msgat(a?)) \leq startaddr + ssize \wedge$ $ (\forall i : 1 \dots msgsz(msgat(a?)) \bullet$ $ v!(i) = sv(a? + i)) \wedge$ $ FreeMsg1$ $ g(scavcnt = scavthresh - 1 \wedge$ $ MsgScavenge1 \wedge$ $ scavcnt' = 0)$ $ serr' = sysok)$ $\vee (serr' = badblockaddr \wedge intno' = killintno)$

The remaining storage-area operations are defined as follows. In these and the next set of definitions, the renaming convention we described above is assumed.

$IncMsgFreeCnt \hat{=} IncFreeCnt[MSGSTORE/STOREVEC]$
 $ShouldScavengeMsgs \hat{=} ShouldScavenge[MSGSTORE/STOREVEC]$
 $ClearMsgFreeCnt \hat{=} ClearFreeCnt[MSGSTORE/STOREVEC]$

The next set of operations deal with storage management. The state space is called *MSGPOOL* and corresponds to *STOREPOOL*. The same renaming convention is assumed here as for *MSGSTORE*.

$$\begin{aligned} \text{MSGPOOL} &\hat{=} \text{STOREPOOL}[\text{msgbs}/\text{freebs}, \text{mgfree}/\text{maxfree}, \\ &\quad \text{msgalloc}/\text{alloc}, \text{mpsize}/\text{psize}, \\ &\quad \text{mscavthresh}/\text{scavthresh}, \text{mscavcnt}/\text{scavcnt}] \\ \text{MSGPOOLInit} &\hat{=} \text{STOREPOOLInit}[\text{MSGPOOL}/\text{STOREPOOL}, \\ &\quad \text{mmf?}/\text{mf?}, \text{mba?}/\text{ba?}, \text{mps?}/\text{ps?}, \text{mscthrsh?}/\text{scthrsh?}] \\ \text{CanAllocateMsg} &\hat{=} \text{CanAllocateBlock}[\text{MSGPOOL}/\text{STOREPOOL}] \\ \text{AllocMsg} &\hat{=} \text{AllocBlk}[\text{MSGPOOL}/\text{STOREPOOL}] \\ \text{FreeMsg} &\hat{=} \text{FreeBlk}[\text{MSGPOOL}/\text{STOREPOOL}] \\ \text{MsgScavenge} &\hat{=} \text{BlockScavenge}[\text{MSGPOOL}/\text{STOREPOOL}] \end{aligned}$$

5.9 Message Queues

The separation kernel is intended as a simulation of a distributed system. In distributed systems, asynchronous message passing is the norm.

The specification begins, as usual, with the error schemata.

Each process has a message queue. If the queue becomes full and an attempt is made to enqueue another message, the following schema is used.

$$\begin{aligned} \text{MessageQueueFull} &\hat{=} \\ &(\exists e : \text{SYSERR} \mid e = \text{msgqfull} \bullet \\ &\quad \text{SetSysErr}[e/e?]) \wedge \\ &\quad \text{RaiseKillInterrupt} \end{aligned}$$

If an attempt is made to dequeue a message from an empty message queue, the following operation is used to signal the error.

$$\begin{aligned} \text{EmptyMessageQueue} &\hat{=} \\ &(\exists e : \text{SYSERR} \mid e = \text{emptymsgq} \bullet \\ &\quad \text{SetSysErr}[e/e?]) \wedge \\ &\quad \text{RaiseKillInterrupt} \end{aligned}$$

This message-passing system allows processes to ask for messages from a designated source. The following schema sets the error variable when there are no messages from the designated source.

$$\begin{aligned} \text{NoMessagesFrom} &\hat{=} \\ &(\exists e : \text{SYSERR} \mid e = \text{nomsgsfrom} \bullet \\ &\quad \text{SetSysErr}[e/e?]) \wedge \\ &\quad \text{RaiseKillInterrupt} \end{aligned}$$

5.9.1 Top Level

The specification can now be undertaken. Basically, the requirement is that a FIFO queue of message structures is to be specified. The specification that follows differs from many others in an important aspect. Instead of operating on message-representing structures, this specification consists of schemata defining operations over message *pointers*. The queue is, here, a queue of pointers to messages and the dequeue operation returns a *pointer* to a message; clearly, the enqueue operation adds a *pointer* to a message to the queue. This has the implication that we must, at some stage, specify the way in which messages are stored.

The following function creates a message. It requires the source and destination process identifiers and some data.

$$\begin{array}{|l} \hline mkmsg : PID \times (PID \times MSGDATA) \\ \hline \forall src, dest : PID; data : MSGDATA \bullet \\ mkmsg(src, dest, data) = (src, (dest, data)) \end{array}$$

The length of message payloads (the data component) is given by the first of the following two functions. The second function returns the length of the message header; for any system, this function should be a constant.

$$\begin{array}{|l} \hline msgpayloadlen : MSG \rightarrow \mathbb{N} \\ msghdrlen : MSG \rightarrow \mathbb{N}_1 \end{array}$$

The *message header* is composed of the source and destination slots (it might also contain the length of the payload). The header imposes a fixed overhead on messages and will always be the same.

These two functions are not further specified.

Given the structure of a message as a product, it is possible to give definitions for the functions that return the source, destination and data components of a message:

$$\begin{array}{|l} \hline msgsrc : MSG \rightarrow PID \\ msgdest : MSG \rightarrow PID \\ msgdata : MSG \rightarrow MSGDATA \\ \hline \forall m : MSG \bullet \\ msgsrc(m) = fst\ m \\ msgdest(m) = fst(snd\ m) \\ msgdata(m) = snd(snd\ m) \end{array}$$

The address of a message structure is given by the following (partially-defined) function:

$$\begin{array}{|l} \hline msgaddr : MSG \rightarrow ADDR \end{array}$$

The total size of the message is the size of the payload plus the size of the header. It is computed by the following function.

$$\left| \begin{array}{l} \text{msgsz} : MSG \rightarrow \mathbb{N}_1 \\ \hline \forall m : MSG \bullet \\ \text{msgsz}(m) = \text{msgpayloadlen}(m) + \text{msghdrln}(m) \end{array} \right|$$

Below, the *MPTR* type is defined. It is the type of message pointers. The *msgat* function takes a message pointer and returns the message that is located at that address; if the pointer is null, *msgat* returns the null message. Other than that, the function is not further defined.

$$\left| \begin{array}{l} \text{msgat} : MPTR \rightarrow MSG \\ \hline \forall mp : MPTR \bullet \\ \text{msgat}(\text{nullmptr}) = \text{nullmsg} \\ \dots \end{array} \right|$$

$$\left| \begin{array}{l} \text{msgToPSU} : MSG \rightarrow \text{seq } PSU \\ \text{PSUsToMsg} : \text{seq } PSU \rightarrow MSG \end{array} \right|$$

These two functions are just type-changing functions or casts.

$$\left| \begin{array}{l} \text{msz} : MSG \rightarrow \mathbb{N} \\ \hline \forall m : MSG \bullet \\ \text{msz}(m) = \begin{cases} 0, & \text{if } m = \text{nullmsg} \\ \text{msgsz}(m), & \text{otherwise} \end{cases} \end{array} \right|$$

We need to get down to the byte level in this specification and its refinement.

BYTE == 0 .. 255

$$\left| \text{msgtobytes} : MSG \rightarrow \text{seq } BYTE \right|$$

This is used by the copy operation.

The message pointer type is a subset of *ADDR*:

$MPTR \subset ADDR$

The null message pointer:

$$\left| \text{nullmptr} : MPTR \right|$$

Message queues are implemented by a slot in the *PTAB*. The definition at the top level is the following.

$PTAB$
\dots $msgq : PID \mapsto MSGQ$ \dots
$\text{dom } msgq = used$

The usual constraint is imposed upon the domain of $msgq$.

In the following, the subscript, M , is used. In the schema, all components of $PTAB$ that do not relate to $msgq$ are assumed constant. This differentiates this schema from all others.

$\Phi PTAB_M$
$\Delta PTAB$ $\Delta MSGQ$ $p? : PID$
$\theta MSGQ = msgq(p?)$ $msgq' = msgq \oplus \{p? \mapsto \theta MSGQ'\}$

The message queue proper is defined by the following schema. Note that there is a limit to the size of the queue. The queue obeys the FIFO discipline and there can be duplicates; a simple sequence is the obvious representation.

$MSGQ$
$mq : \text{seq } MPTR$ $maxms : \mathbb{N}_1$
$\#mq \leq maxms$

The initialisation schema is defined in the obvious manner.

$MSGQInit$
$MSGQ'$ $mm? : \mathbb{N}_1$
$maxms' = mm?$ $mq' = \langle \rangle$

The schema that follows defines the operation that answers the question: is there enough space in the queue for a new message?

$CanEnqueueMsg$
$\exists MSGQ$
$\#mq < maxms$

The enqueue operation simply adds a new message to the end of the queue:

$\frac{\text{EnqueueMsg} \quad \Delta MSGQ \quad mp? : MPTR}{mq' = mq \hat{\ } \langle mp? \rangle}$
--

As with process queues, the dequeue operation is decomposed into obtaining the queue head and removing it. The complete operation is given by the following schema:

$\frac{\text{DelMSGQHd} \quad \Delta MSGQ \quad mp! : MPTR}{mq' = tail\ mq}$
--

$\frac{\text{GotMsgs} \quad \exists MSGQ}{mq \neq \langle \rangle}$

This is a predicate which is true if there are any messages left in the queue.

$\frac{\text{GotMsgsFromSrc} \quad \exists MSGQ \quad src? : PID}{\exists i : 1.. \#mq \bullet \text{msgsrc}(\text{msgat}(mq(i))) = src?}$
--

This is a predicate which is true when the message queue is not empty and there is at least one message from process $src?$. This is the first point where the fact that the entries of the mq FIFO are message pointers becomes important.

In addition to GotMsgsFromSrc , there is the NextMsgFromSrc operation. It is used when there are messages and at least one is from the destination specified by $src?$. The message is returned as $mp!$.

$\frac{\text{NextMsgFromSrc} \quad \Delta MSGQ \quad src? : PID \quad mp! : MPTR}{\exists i : 1.. \#mq; q_1, q_2 : \text{seq } MPTR \bullet \exists m : MPTR \mid m = mq(i) \bullet q_1 \hat{\ } \langle m \rangle \hat{\ } q_2 = mq \wedge}$

$$\begin{aligned}
q_1 \hat{\wedge} q_2 &= mq' \wedge \\
msgsrc(msgat(mq(i))) &= src? \wedge \\
mp! &= m \wedge \\
(\forall j : 1..i-1 \bullet \\
&\quad msgsrc(msgat(mq(j))) \neq src?)
\end{aligned}$$

The precondition is clearly

$$\begin{aligned}
\text{pre } NextMsgFromSrc &\hat{=} \\
mq \neq \langle \rangle &\wedge \\
\exists m : MSG \mid m \in \text{ran } mq \bullet \\
msgsrc(msgat(m)) &= src?
\end{aligned}$$

The operation to add a message to the queue is defined as follows:

$$\begin{aligned}
AddMsg &\hat{=} \\
\exists sz : \mathbb{N} \mid sz = msgsz(m?) \bullet \\
& (CanAllocateBlock[sz/rqsz?] \wedge \\
& \quad ((CanEnqueueMsg \wedge \\
& \quad \quad AllocMsg[sz/rqsz?, m/a!] \wedge \\
& \quad \quad (\exists v : 1..N_1 \rightarrow PSU; sz : N_1 \\
& \quad \quad \quad | v = msgToPSU(m?) \wedge sz = msgsz(m?) \bullet \\
& \quad \quad \quad StoreMsg[v/v?, m/loc?, sz/sz?]) \wedge \\
& \quad \quad EnqueueMsg[m/mp!] \wedge \\
& \quad \quad SysOk) \\
& \quad \vee MessageQueueFull)) \setminus \{m\} \\
& \vee NoSpace
\end{aligned}$$

The operation checks whether a buffer can be allocated (if not, the operation aborts—why continue when the store cannot be allocated?); if it can, the operation tests that there is space left in the destination process' message queue. Next, the message is allocated a buffer and stored; it is then enqueued.

The schema for the operation expands and simplifies to:

AddMsg

$\Delta MSGQ$

$\Delta ERRV$

ΔHW

$m? : MSG$

$$\begin{aligned}
& (alloc + msgsz(m?) \leq psize \wedge \#freebs < maxfree \wedge \\
& \quad (\#mq < maxms \wedge \\
& \quad \quad ((\exists i : 1.. \#freebs \bullet \\
& \quad \quad \quad msgsz(freebs(i)) \geq msgsz(m?) \wedge \\
& \quad \quad \quad (mdsz(freebs(i)) = msgsz(m?) \wedge \\
& \quad \quad \quad \quad freebs' = freebs \triangleleft \{freebs(i)\} \wedge
\end{aligned}$$

$$\begin{aligned}
& alloc' = alloc + msgsz(m?) \wedge \\
& mq' = mq \hat{\wedge} \langle mdaddr(freebs(i)) \rangle \wedge \\
& startaddr \leq mdaddr(freebs(i)) \wedge \\
& mdaddr(freebs(i)) + msgsz(m?) \leq startaddr + ssize \wedge \\
& \forall j : 1..msgsz(m?) \bullet \\
& \quad sv' = sv \oplus \{(startaddr - mdaddr(freebs(i))) + (j - 1) \\
& \quad \quad \mapsto msgToPSU(m?)(j)\}) \\
& \vee (mdsz(freebs(i)) > msgsz(m?) \wedge \\
& \quad freebs' = freebs \oplus \{i \mapsto \\
& \quad \quad mkmd(mdaddr(freebs(i)) + msgsz(m?), \\
& \quad \quad \quad mdsz(freebs(i)) - msgsz(m?))\}) \wedge \\
& \quad alloc' = alloc + msgsz(m?) \wedge \\
& \quad mq' = mq \hat{\wedge} \langle mdaddr(freebs(i)) \rangle \wedge \\
& \quad startaddr \leq mdaddr(freebs(i)) \wedge \\
& \quad mdaddr(freebs(i)) + msgsz(m?) \leq startaddr + ssize \wedge \\
& \quad \forall j : 1..msgsz(m?) \bullet \\
& \quad \quad sv' = sv \oplus \{(startaddr - mdaddr(freebs(i))) + (j - 1) \\
& \quad \quad \quad \mapsto msgToPSU(m?)(j)\}) \wedge \\
& \quad \quad serr' = sysok) \\
& \vee (serr' = msgqfull \wedge intno' = killintno) \\
& \vee (serr' = nospaceinstore \wedge intno' = killintno)
\end{aligned}$$

The precondition must be calculated. It is:

$$\begin{aligned}
\text{pre } AddMsg & \hat{=} \\
& alloc + msgsz(m?) < psize \wedge \#mq < maxms \wedge \\
& (\exists i : 1.. \#freebs \bullet msgsz(freebs(i)) \geq msgsz(m?)) \wedge \\
& \quad startaddr \leq mdaddr(freebs(i)) \wedge \\
& \quad mdaddr(freebs(i)) + msgsz(m?) \leq startaddr + ssize
\end{aligned}$$

The *NextMsg* operation is, basically, a dequeue operation. It tests that there are messages in the queue and returns the head. If there are no messages, *EmptyMessageQueue* is used).

$$\begin{aligned}
NextMsg & \hat{=} \\
& (GotMsgs \wedge DelMSGQHd \wedge SysOk) \vee EmptyMessageQueue
\end{aligned}$$

The operation expands into

$$\begin{aligned}
& \overline{NextMsg} \\
& \Delta MSGQ \\
& \Delta ERRV \\
& \Delta HW \\
& mp! : MPTR \\
& \overline{(mq \neq \langle \rangle \wedge mp! = head\ mq \wedge mq' = tail\ mq \wedge serr' = sysok)} \\
& \vee (serr' = emptymsgq \wedge intno' = killintno)
\end{aligned}$$

The precondition is

$$\text{pre } \text{NextMsg} \hat{=} mq \neq \langle \rangle$$

The following is similar to *NextMsg* but, instead of returning just the head, it returns the first element of the queue that is from the designated source. The operation performs the relevant checks.

$$\begin{aligned} \text{NextMessageFromSource} \hat{=} \\ ((\text{GotMsgsFromSrc} \wedge \text{NextMsgFromSrc} \wedge \text{SysOk}) \vee \text{NoMessagesFrom}) \end{aligned}$$

The definition expands into

$$\begin{array}{l} \text{NextMessageFromSource} \\ \hline \Delta \text{MSGQ} \\ \Delta \text{ERRV} \\ \Delta \text{HW} \\ \text{src?} : \text{PID} \\ \text{mp!} : \text{MPTR} \\ \hline (\exists i : 1 \dots \#mq \bullet \\ \quad \text{msgsrc}(\text{msgat}(mq(i))) = \text{src?}) \wedge \\ \quad (\exists i : 1 \dots \#mq; q_1, q_2 : \text{seq MPTR} \bullet \\ \quad \quad \exists m : \text{MPTR} \mid m = mq(i) \bullet \\ \quad \quad \quad q_1 \hat{\wedge} \langle m \rangle \hat{\wedge} q_2 = mq \wedge \\ \quad \quad \quad q_1 \hat{\wedge} q_2 = mq' \wedge \\ \quad \quad \quad \text{msgsrc}(\text{msgat}(mq(i))) = \text{src?} \wedge \\ \quad \quad \quad \text{mp!} = m \wedge \\ \quad \quad (\forall j : 1 \dots i - 1 \bullet \\ \quad \quad \quad \text{msgsrc}(\text{msgat}(mq(j))) \neq \text{src?}) \end{array}$$

This can be simplified as follows. First, the two outer quantifiers have the same range and matrix, so they can be merged. Next, the one-point rule can be applied to remove *mp!*.

$$\begin{array}{l} \text{NextMessageFromSource} \\ \hline \Delta \text{MSGQ} \\ \Delta \text{ERRV} \\ \Delta \text{HW} \\ \text{src?} : \text{PID} \\ \text{mp!} : \text{MPTR} \\ \text{serr!} : \text{SYSERR} \\ \hline (\exists i : 1 \dots \#mq; q_1, q_2 : \text{seq MPTR} \bullet \\ \quad q_1 \hat{\wedge} \langle mp! \rangle \hat{\wedge} q_2 = mq \wedge \\ \quad q_1 \hat{\wedge} q_2 = mq' \wedge \\ \quad \text{msgsrc}(\text{msgat}(mp!)) = \text{src?} \wedge \\ \quad (\forall j : 1 \dots i - 1 \bullet \\ \quad \quad \text{msgsrc}(\text{msgat}(mq(j))) \neq \text{src?}) \end{array}$$

The precondition must be calculated for this important operation.

$$\begin{aligned} \text{pre } \text{NextMessageFromSource} &\hat{=} \\ &\exists i : 1 \dots \#mq \bullet \\ &\quad \text{msgsrc}(\text{msgat}(mq(i))) = \text{src?} \wedge \\ &\quad \neg (\exists j : 1 \dots i - 1 \bullet \\ &\quad \quad \text{msgsrc}(\text{msgat}(mq(j))) = \text{src?}) \end{aligned}$$

This concludes the specification. We now turn to its refinement.

5.9.2 Refinement One

We immediately state the refined version of the message queue type. Note that, by use of promotion, we are separating the development of the queue type from that of the process table.

MSGQ1 $mq1 : 1 \dots \text{maxmsgs} \rightarrow \text{MPTR}$ $\text{maxmsgs} : \mathbb{N}_1$ $\text{mnxt} : \mathbb{N}$
$\text{mnxt} \leq \text{maxmsgs} + 1$

The refined message queue type differs from the original in that the former uses a function to represent the queue; the original used a sequence. The domain of the function is an subrange of the naturals, so the function represents a vector. The variable, mnxt , is the index of the next free element of the vector, $mq1$.

The initialisation schema is exactly as one might expect.

MSGQInit1 $\text{MSGQ1}'$ $mm? : \mathbb{N}_1$
$\text{maxmsgs}' = mm?$ $\text{mnxt}' = 1$

The predicate determining whether there are free elements of $mq1$, the message queue, is now defined in terms of indices:

CanEnqueueMsg1 $\exists \text{MSGQ1}$
$\text{mnxt} \leq \text{maxmsgs}$

Equally, the predicate determining whether there are messages in the queue is defined in terms of the mnxt index.

$\frac{GotMsgs1}{\exists MSGQ1}$
$mnxt > 1$

The enqueueing operation consists of assigning a message (pointer) to the next free element of $mq1$ and then incrementing $mnxt$, the end pointer, by one.

$\frac{EnqueueMsg1}{\Delta MSGQ1}$
$mp? : MPTR$
$mq1' = mq1 \oplus \{mnxt \mapsto mp?\}$
$mnxt' = mnxt + 1$

Removal of a message consists of copying the first element, then copying the vector down one element; finally, the insertion point is moved down one position.

$\frac{DelMSGQHd1}{\Delta MSGQ1}$
$mp! : MPTR$
$mp! = mq1(1)$
$\forall i : 1 \dots mnxt - 2 \bullet mq1' = mq1 \oplus \{i \mapsto mq1(i + 1)\}$

The next operation is the refinement of $GotMsgsFromSrc$. At any time, there are only $mnxt - 1$ elements in $mq1$ (when there are no elements, $mnxt = 1$).

$\frac{GotMsgsFromSrc1}{\exists MSGQ1}$
$src? : PID$
$\exists i : 1 \dots mnxt - 1 \bullet msgsrc(msgat(mq1(i))) = src?$

The following operation corresponds to $NextMsgFromSrc$. The two universals can be accounted for as follows. The second moves all elements from the one selected for output down one position (so that the hole produced by selecting a message is healed). The first is part of the condition: the selected message is the first in the queue from the source specified by $src?$.

<i>NextMsgFromSrc1</i>
$\Delta MSGQ1$ $src? : PID$ $mp! : MPTR$
$\exists i : 1..next - 1; m : MPTR \mid m = mq1(i) \bullet$ $msgsrc(msgat(m)) = src? \wedge$ $(\forall j : 1..i - 1 \bullet msgsrc(msgat(mq1(j)))) \neq src? \wedge$ $(\forall j : i + 1..next - 1 \bullet mq1' = mq1 \oplus \{j - 1 \mapsto mq1(j)\}) \wedge$ $mp! = m$

This schema easily simplifies to:

<i>NextMsgFromSrc1</i>
$\Delta MSGQ1$ $src? : PID$ $mp! : MPOTR$
$\exists i : 1..next - 1 \bullet$ $mp! = mq(i) \wedge$ $msgsrc(msgat(mp!)) = src? \wedge$ $(\forall j : 1..i - 1 \bullet$ $msgsrc(msgat(mq1(j)))) \neq src? \wedge$ $(\forall j : i + 1..next - 1 \bullet$ $mq1' = mq1 \oplus \{j - 1 \mapsto mq1(j)\})$

The *AddMsg1* operation corresponds to *AddMsg*:

$$\begin{aligned}
AddMsg1 \hat{=} & \\
& \exists sz : \mathbb{N} \mid sz = msgsz(m?) \bullet \\
& (CanAllocateBlock[sz/rqsz?] \wedge \\
& ((CanEnqueueMsg1 \wedge \\
& \quad AllocMsg1[sz/rqsz?, m/a!] \wedge \\
& \quad (\exists v : 1..N_1 \rightarrow PSU; sz : N_1 \\
& \quad \quad | v = msgToPSU(m?) \wedge sz = msgsz(m?) \bullet \\
& \quad \quad StoreMsg[v/v?, m/loc?, sz/sz?]) \wedge \\
& \quad EnqueueMsg1[m/mp!] \wedge \\
& \quad SysOk) \\
& \vee MessageQueueFull)) \setminus \{m\} \\
& \vee NoSpace
\end{aligned}$$

After expansion and simplification, it is

AddMsg1 $\Delta MSGQ$ $\Delta ERRV$ ΔHW $m? : MSG$

$$\begin{aligned}
& (alloc1 + msgsz(m?) \leq psize1 \wedge nextm \leq maxfblocks \wedge \\
& \quad (mnext \leq maxmsgs \wedge \\
& \quad \quad (\exists i : 1 \dots nextm - 1 \bullet \\
& \quad \quad \quad msgsz(freebs1(i)) \geq msgsz(m?) \wedge \\
& \quad \quad \quad (mdsz(freebs1(i)) = msgsz(m?) \wedge \\
& \quad \quad \quad \quad (\forall j : i \dots nextm - 1 \bullet \\
& \quad \quad \quad \quad \quad freebs1' = freebs1 \oplus \{j \mapsto freebs1(j+1)\}) \wedge \\
& \quad \quad \quad \quad alloc1' = alloc1 + msgsz(m?) \wedge \\
& \quad \quad \quad \quad mq1' = mq1 \oplus \{nextm \mapsto mdaddr(freebs1(i))\} \wedge \\
& \quad \quad \quad \quad nextm' = nextm + 1 \wedge \\
& \quad \quad \quad \quad startaddr \leq mdaddr(freebs1(i)) \wedge \\
& \quad \quad \quad \quad mdaddr(freebs1(i)) + msgsz(m?) \leq startaddr + ssize \wedge \\
& \quad \quad \quad \quad \forall j : 1 \dots msgsz(m?) \bullet \\
& \quad \quad \quad \quad \quad sv' = sv \oplus \{(startaddr - mdaddr(freebs1(i))) + (j-1) \\
& \quad \quad \quad \quad \quad \quad \mapsto msgToPSU(m?)(j)\}) \\
& \quad \quad \quad \quad \vee (mdsz(freebs1(i)) > msgsz(m?) \wedge \\
& \quad \quad \quad \quad \quad freebs1' = freebs1 \oplus \\
& \quad \quad \quad \quad \quad \quad \{i \mapsto \\
& \quad \quad \quad \quad \quad \quad \quad mkmd(mdaddr(freebs1(i)) + msgsz(m?), \\
& \quad \quad \quad \quad \quad \quad \quad \quad mdsz(freebs1(i)) - msgsz(m?))\}) \wedge \\
& \quad \quad \quad \quad \quad alloc1' = alloc1 + msgsz(m?) \wedge \\
& \quad \quad \quad \quad \quad mq1' = mq1 \oplus \{nextm \mapsto mdaddr(freebs1(i))\} \wedge \\
& \quad \quad \quad \quad \quad nextm' = nextm + 1 \wedge \\
& \quad \quad \quad \quad \quad startaddr \leq mdaddr(freebs1(i)) \wedge \\
& \quad \quad \quad \quad \quad mdaddr(freebs1(i)) + msgsz(m?) \leq startaddr + ssize \wedge \\
& \quad \quad \quad \quad \quad \forall j : 1 \dots msgsz(m?) \bullet \\
& \quad \quad \quad \quad \quad \quad sv' = sv \oplus \{(startaddr - mdaddr(freebs1(i))) + (j-1) \\
& \quad \quad \quad \quad \quad \quad \quad \mapsto msgToPSU(m?)(j)\}) \wedge \\
& \quad \quad \quad \quad \quad \quad serr' = sysok) \\
& \quad \quad \quad \quad \quad \vee (serr' = msgqfull \wedge intno' = killintno)) \\
& \quad \vee (serr' = nospaceinstore \wedge intno' = killintno))
\end{aligned}$$

The precondition is calculated:

pre *AddMsg1* $\hat{=}$

 $alloc1 + msgsz(m?) < psize1 \wedge$
 $mnext < maxmsgs \wedge$
 $(\exists i : 1 \dots nextm - 1 \bullet msgsz(freebs1(i)) \geq msgsz(m?)) \wedge$
 $startaddr \leq mdaddr(freebs1(i)) \wedge$
 $mdaddr(freebs1(i)) + msgsz(m?) \leq startaddr + ssize$

Operation *NextMsg1* corresponds to *NextMsg*:

$$\begin{aligned} \text{NextMsg1} &\hat{=} \\ &(\text{GotMsgs1} \wedge \text{DelMSGQHd1} \wedge \text{SysOk}) \\ &\vee \text{EmptyMessageQueue} \end{aligned}$$

This definition expands into:

$\begin{aligned} &\text{NextMsg1} \\ &\Delta \text{MSGQ1} \\ &\Delta \text{ERRV} \\ &\Delta \text{HW} \\ &mp! : \text{MPTR} \end{aligned}$
$\begin{aligned} &(\text{mnxt} > 1 \wedge \\ &\quad mp! = \text{mq1}(1) \wedge \\ &\quad (\forall i : 1 \dots \text{mnxt} - 2 \bullet \text{mq1}' = \text{mq1} \oplus \{i \mapsto \text{mq1}(i+1)\}) \wedge \\ &\quad \text{serr}' = \text{sysok}) \vee (\text{serr}' = \text{emptymsgq} \wedge \text{intno}' = \text{killintno}) \end{aligned}$

The precondition of this operation is

$$\text{pre NextMsg1} \hat{=} \text{mnxt} > 1$$

The *NextMessageFromSrc1* operation corresponds to *NextMessageFromSrc*. The definition is

$$\begin{aligned} \text{NextMessageFromSrc1} &\hat{=} \\ &((\text{GotMsgsFromSrc1} \wedge \\ &\quad \text{NextMsgFromSrc1} \wedge \text{SysOk}) \\ &\vee \text{NoMessagesFrom}) \end{aligned}$$

The definition expands to

$\begin{aligned} &\text{NextMessageFromSrc1} \\ &\Delta \text{MSGQ1} \\ &\Delta \text{ERRV} \\ &\Delta \text{HW} \\ &src? : \text{PID} \\ &mp! : \text{MPOTR} \end{aligned}$
$\begin{aligned} &((\exists i : 1 \dots \text{mnxt} - 1 \bullet \\ &\quad \text{msgsrc}(\text{msgat}(\text{mq1}(i))) = \text{src?}) \wedge \\ &(\exists i : 1 \dots \text{mnxt} - 1; m : \text{MPTR} \bullet \\ &\quad m = \text{mq}(i) \wedge mp! = m \wedge \\ &\quad \text{msgsrc}(\text{msgat}(mp!)) = \text{src?} \wedge \\ &\quad (\forall j : 1 \dots i - 1 \bullet \\ &\quad \quad \text{msgsrc}(\text{msgat}(\text{mq1}(j))) \neq \text{src?}) \wedge \\ &\quad (\forall j : i + 1 \dots \text{mnxt} - 1 \bullet \\ &\quad \quad \text{mq1}' = \text{mq1} \oplus \{j - 1 \mapsto \text{mq1}(j)\})) \wedge \\ &\quad \text{mnxt}' = \text{mnxt} - 1 \wedge \end{aligned}$

$$\begin{array}{l} serr' = sysok) \\ \vee (serr' = nomsgsfrom \wedge intno' = killintno) \end{array}$$

This schema can be simplified to produce

$$\begin{array}{l} \text{NextMessageFromSrc1} \\ \hline \Delta MSGQ1 \\ \Delta ERRV \\ \Delta HW \\ src? : PID \\ mp! : MPOTR \\ \hline (\exists i : 1..mnxt - 1 \bullet \\ \quad mp! = mq1(i) \wedge \\ \quad msgsrc(msgat(mp!)) = src? \wedge \\ \quad (\forall j : 1..i - 1 \bullet \\ \quad \quad msgsrc(msgat(mq1(j))) \neq src?) \wedge \\ \quad (\forall j : i + 1..mnxt - 1 \bullet \\ \quad \quad mq1' = mq1 \oplus \{j - 1 \mapsto mq1(j)\}) \wedge \\ \quad mnxt' = mnxt - 1 \wedge \\ \quad serr' = sysok) \\ \vee (serr' = nomsgsfrom \wedge intno' = killintno) \end{array}$$

The precondition is

$$\begin{array}{l} \text{pre NextMessageFromSrc1} \hat{=} \\ \exists i : 1..mnxt - 1 \bullet \\ \quad msgsrc(msgat(mq1(i))) = src? \wedge \\ \quad \neg (\exists j : 1..i - 1 \bullet \\ \quad \quad msgsrc(msgat(mq1(j))) = src?) \end{array}$$

Finally, the abstraction relation is defined.

$$\begin{array}{l} \text{AbsMSGQ1} \\ \hline MSGQ \\ MSGQ1 \\ \hline maxmsgs = maxms \\ mnxt = \#mq + 1 \\ \forall i : 1.. \#mq \bullet \\ \quad mq(i) = mq1(i) \end{array}$$

There should be no surprises here!

Theorem 67.

$$\forall MSGQ'; MSGQ1' \bullet \\ \quad MSGQ1Init \wedge AbsMSGQ1 \Rightarrow MSGQ1Init$$

PROOF. By the abstraction relation, $maxmsgs' = maxms'$, so $mm? = maxmsgs' = maxms'$. The abstraction relation also states that $mnxt = \#mq + 1$, so $mnxt' = 1 = \#mq + 1 = 0 + 1$, from which it follows that $mq' = \langle \rangle$. \square

Theorem 68.

$$\forall MSGQ; MSGQ1; m? : MSG \\ pre AddMsg \wedge AbsMSGQ1 \wedge AbsSTOREPOOL1 \Rightarrow pre AddMsg1$$

PROOF. The preconditions are:

$$\begin{aligned} pre AddMsg \hat{=} \\ alloc + msgsz(m?) < psize \wedge \\ \#mq < maxms \wedge \\ (\exists i : 1.. \#freebs \bullet msgsz(freebs(i)) \geq msgsz(m?)) \wedge \\ startaddr \leq mdaddr(freebs(i)) \wedge \\ mdaddr(freebs(i)) + msgsz(m?) \leq startaddr + ssize \end{aligned}$$

and

$$\begin{aligned} pre AddMsg1 \hat{=} \\ alloc1 + msgsz(m?) < psize1 \wedge \\ mnxt \leq maxms \wedge \\ (\exists i : 1.. nextm - 1 \bullet msgsz(freebs1(i)) \geq msgsz(m?)) \wedge \\ startaddr \leq mdaddr(freebs1(i)) \wedge \\ mdaddr(freebs1(i)) + msgsz(m?) \leq startaddr + ssize \end{aligned}$$

It should be noted that the *STOREVEC* component cannot be subjected to refinement. Therefore, there is an identity relation between the components of *STOREVEC* in the two preconditions.

The abstraction relation states that $psize = psize1$, $alloc = alloc1$ and that $maxmsgs = maxms$. It also states that $mnxt = \#mq + 1$. This permits the inferences that $alloc + msgsz(m?) < psize \Leftrightarrow alloc1 + msgsz(m?) < psize1$ and $\#mq < maxms \Leftrightarrow mnxt \leq maxms$.

The range of the quantifier is $1.. \#freebs$ and by the abstraction relation for *STOREPOOL*, $\#freebs = nextm - 1$, and that abstraction relation also states that $\forall i : 1.. \#freebs \bullet freebs(i) = freebs1(i)$, so it follows that

$$\begin{aligned} msgsz(freebs(i)) \geq msgsz(m?) \\ \Leftrightarrow msgsz(freebs1(i)) \geq msgsz(m?) \end{aligned}$$

$mdaddr(freebs(i)) = mdaddr(freebs1(i))$ and, finally, that

$$\begin{aligned} mdaddr(freebs(i)) + msgsz(m?) \leq startaddr + ssize \\ \Leftrightarrow mdaddr(freebs1(i)) + msgsz(m?) \leq startaddr + ssize \end{aligned}$$

\square

Theorem 69.

$$\begin{aligned} & \forall MSGQ; MSGQ'; MSGQ1; MSGQ1'; m? : MSG \bullet \\ & pre\ AddMsg \wedge \\ & \quad AbsMSGQ1 \wedge \\ & \quad AbsMSGQ1' \wedge \\ & \quad AbsSTOREPOOL1 \wedge \\ & \quad AbsSTOREPOOL1' \wedge \\ & \quad AddMsg1 \\ & \Rightarrow AddMsg \end{aligned}$$

PROOF. The abstraction relations states that $alloc = alloc1$, $maxfree = maxfblocks$ and $\#freebs = nextm - 1$. This permits the inference that $alloc + msgsz(m?) = alloc1 + msgsz(m?)$ and $\#freebs < maxfree$ implies that $nextm \leq maxfblocks$. The relation also states that $\#mq = mnxt - 1$, so $mnxt \leq maxmsgs$ implies $\#mq < maxms$. The same relation permits the inference that $nextm - 1 = \#freebs$, so the bound variable of the outer existential quantifier is in range and it can be inferred that $freebs(i) = freebs1(i)$ (for the reason that $\forall i : 1.. \#freebs \bullet freebs(i) = freebs1(i) \Rightarrow \exists i : 1.. \#freebs \bullet freebs(i) = freebs1(i)$). This permits the inference that $mdsz(freebs(i)) = mdsz(freebs1(i))$ and $mdaddr(freebs(i)) = mdaddr(freebs1(i))$. Most of the remainder of the proof follows immediately.

The only point of note is

$$\begin{aligned} & \forall j : i.. nextm - 1 \bullet \\ & \quad freebs1' = freebs1 \oplus \{j \mapsto freebs1(j + 1)\} \end{aligned}$$

This clearly removes $freebs1(i)$ from $freebs1$ and corresponds directly to $freebs' = freebs \triangleright \{freebs(i)\}$. In support of this claim, the following reasoning is offered. The above formula implies that $freebs1'(i) = freebs1(i + 1)$, so $freebs1(i)$ is no longer an element of $freebs1'$. By the equivalence of $freebs'$ and $freebs1'$ required by $AbsSTOREPOOL1'$, $freebs(i)$ cannot be an element of $freebs'(i)$, so $freebs' = freebs \triangleright \{freebs(i)\}$. \square

Theorem 70.

$$\begin{aligned} & \forall MSGQ; MSGQ1 \bullet \\ & \quad pre\ NextMsg \wedge AbsMSGQ1 \Rightarrow pre\ NextMsg1 \end{aligned}$$

PROOF. The preconditions are as follows:

$$pre\ NextMsg \hat{=} mq \neq \langle \rangle$$

and

$$pre\ NextMsg1 \hat{=} mnxt > 1$$

By the abstraction relation, $mnxt = \#mq + 1$, so if $mq = \langle \rangle$, $mnxt = 1$ since $\#\langle \rangle = 0$. If $mq \neq \langle \rangle$, $\#mq > 0$, so $mnxt > 1$. \square

Theorem 71.

$$\begin{aligned}
& \forall MSGQ; MSGQ'; MSGQ1; MSGQ1'; mp! : MPTR; \bullet \\
& \quad pre\ NextMsg \wedge \\
& \quad \quad AbsMSGQ1 \wedge \\
& \quad \quad AbsMSGQ1' \wedge \\
& \quad \quad NextMsg1 \\
& \Rightarrow NextMsg
\end{aligned}$$

PROOF. By the previous result, $mnxt > 1$ implies $mq \neq \langle \rangle$. Since 1 is in range as an index of $mq1$, the predicate of $AbsMSGQ1$ permits the inference that $mq1(1) = mq(1)$ and $mq(1) = head\ mq$ by the definition of $head$; so, $mp! = mq1(1) = head\ mq$.

The quantified formula $\forall i : 1..mnxt \bullet mq1' = mq1 \oplus \{i \mapsto mq1(i+1)\}$ translates $mq1$ one position downwards with the result that $mq1'(1) = mq1(2)$ and so on. This is the removal of the first element of $mq1$ which, as noted in the last paragraph is equivalent to $head\ mq$. The removal of the head of a sequence is the result of the $tail$ operation and it is clear that the universally quantified formula is equivalent to $mq' = tail\ mq$. \square

Theorem 72.

$$\begin{aligned}
& \forall MSGQ; MSGQ1; src? : PID \bullet \\
& pre\ NextMessageFromSource \wedge AbsMSGQ1 \Rightarrow pre\ NextMessageFromSource1
\end{aligned}$$

PROOF. The preconditions are:

$$\begin{aligned}
pre\ NextMessageFromSource & \hat{=} \\
& \exists i : 1.. \#mq \bullet \\
& \quad msgsrc(msgat(mq(i))) = src? \wedge \\
& \quad \neg (\exists j : 1..j-1 \bullet \\
& \quad \quad msgsrc(msgat(mq(j)))) = src?
\end{aligned}$$

and

$$\begin{aligned}
pre\ NextMessageFromSource1 & \hat{=} \\
& \exists 1..mnxt-1 \bullet \\
& \quad msgsrc(msgat(mq1(i))) = src? \wedge \\
& \quad \neg (\exists j : 1..i-1 \bullet \\
& \quad \quad msgsrc(msgat(mq1(i)))) = src?
\end{aligned}$$

By the abstractin relation, $mnxt = \#mq - 1$, so $\#mq = mnxt - 1$. From this, the equivalence of ranges of the outer quantifiers can be inferred. This equivalence also permits us to infer that $\forall i : 1.. \#mq \bullet mq(i) = mq1(i)$ and, then, that $msgsrc(msgat(mq(i))) = msgsrc(msgat(mq1(i)))$ for $1 \leq i \leq \#mq$. \square

Theorem 73.

$$\begin{aligned}
& \forall \text{MSGQ}; \text{MSGQ}'; \text{MSGQ1}; \text{MSGQ1}'; \text{src?} : \text{PID}; \text{mp!} : \text{MPTR} \bullet \\
& \quad \text{pre } \text{NextMessageFromSource} \wedge \\
& \quad \quad \text{AbsMSGQ1} \wedge \\
& \quad \quad \text{AbsMSGQ1}' \wedge \\
& \quad \quad \text{NextMessageFromSource1} \\
& \Rightarrow \text{NextMessageFromSource}
\end{aligned}$$

PROOF. First of all, it is necessary to observe that $\text{mnext} - 1 = \#mq$ is a simple consequence of AbsMSGQ1 , so it can be inferred that the outermost quantifier ranges are equivalent. This also permits the inference that $\forall i : 1.. \#mq \bullet mq(i) = mq1(i)$ and that $\text{msgsrc}(\text{msgat}(mq(i))) = \text{msgsrc}(\text{msgat}(mq1(i)))$ for $1 \leq i \leq \#mq$; in particular, if $1 \leq i \leq \#mq$ and $j < i$, this identity also holds. It also permits the inference that

$$\begin{aligned}
& \forall j : i + 1.. \text{mnext} - 1 \bullet \\
& \quad mq1' \\
& \quad = mq1 \oplus \{j - 1 \mapsto mq1(j)\} \\
& \quad = mq \oplus \{j - 1 \mapsto mq1(j)\} \\
& \quad = mq \oplus \{j - 1 \mapsto mq(j)\} \\
& \quad = mq'
\end{aligned}$$

The equivalence of $mq1'$ and mq' is assured by the condition in $\text{AbsMSGQ1}'$ that $\forall i : 1.. \#mq' \bullet mq'(i) = mq1'(i)$; the remainder of the steps are justified by the equivalence noted above.

Finally, it can be seen that if $\text{msgsrc}(\text{msgat}(mq1(i))) = \text{src?}$, $mq1$ is divided into three segments: an initial segment ($1 \leq j < i$), the segment consisting only of $mq1(i)$ and a final segment whose indices are in the range $i + 1 \leq j \leq \text{mnext} - 1$. The last range, in mq , is $i + 1 \leq j \leq \#mq$. Since mq and $mq1$ coincide by the AbsMSGQ1 , it is possible to write mq as $q_1 \wedge \langle mq(i) \rangle \wedge q_2$, where $q_1(j) = mq(j)$ for $1 \leq j < i$, and $q_2(j) = mq(j)$ for $i + 1 \leq j \leq \#mq$. The quantifier $\forall j : i + 1.. \text{mnext} - 1 \bullet mq1' = mq1 \oplus \{j - 1 \mapsto mq1(j)\}$ clearly removes $mq1(i)$ from $mq1$. From this, it can be concluded that $mq' = q_1 \wedge q_2$. To verify this, $mq1'(i) = mq1(i + 1)$ and $mq'(i) = mq(i + 1) = \text{head } q_2$; by the abstraction relation, $\text{head } q_2 = mq1(i + 1)$. \square

This module is now at a level where implementation is possible.

5.10 Kernel Interface – User Processes

5.10.1 Auxilliary Operations

$$\begin{aligned}
& \text{VerifyCallerIdent} \hat{=} \\
& \quad (\text{RunningProcess}[c/p!] \wedge \text{PIDforUPID}[c/p!]) \setminus \{c\}
\end{aligned}$$

or

$VerifyCallerIdent$ $\exists PTAB$ $u? : UPID$
$curr = extpid(u?)$

$InsufficientMainStore \hat{=} (\exists e : SYSERR \mid e = mainstorefull \bullet$
 $SetSysErr[e/e?] \wedge$
 $RaiseKillInterrupt$

$SEGMENTS \hat{=} STOREPOOL[frees/freels, maxsgs/maxfree,$
 $allocs/alloc, spsize/psize, spaddr/paddr]$
 $SEGMENTSInit \hat{=} STOREPOOLInit[frees/freels, maxsgs/maxfree,$
 $allocs/alloc, spsize/psize, spaddr/paddr]$
 $AllocateSegment \hat{=} AllocBlk[frees/freels, maxsgs/maxfree, allocs/alloc]$
 $FreeSegment \hat{=} FreeBlk[frees/freels, maxsgs/maxfree, allocs/alloc]$
 $CanAllocateSegment \hat{=} CanAllocateBlock[allocs/alloc, frees/freels]$

The following is just a convenience

$SegmentTableInit \hat{=} SEGMENTSInit$

For present purposes, it is assumed that segmentation is aimed at the output of the GNU C compiler, which requires two segments. One segment is the code segment (also called the “text” segment and is assumed to be read-only), the other is the combined stack and data segment. In the latter segment, the stack is assumed to grow downwards from the top, while data is allocated upwards from the bottom.

The size of the code segment is *codesz* and that of the combined stack and data segment is *dssize*. The descriptors returned are *sd!* for the stack segment and *ds!* for the other segment.

The descriptors are *sd?* for the stack segment and *ds?* for the combined segments.

It is also necessary to declare some store to be used as a message pool. This entails the allocation of a *STOREVEC* and a *STOREPOOL*; the *STOREPOOL*, however, must be distinct from the segment table just described.

5.10.2 Initialisation

This subsection deals with system initialisation for non-device processes.

The first task is to define the operations on segments in main store. To do this, it is necessary to define the type for segment descriptors. Segment descriptors are composed of an address (the start of the segment) and a size (the size of the segment in some units—bytes seem the most appropriate).

$$SDESC == ADDR \times \mathbb{N}$$

The size (the second component) must admit zero so that the null process can be represented.

Given this type definition, it is useful to have a constructor function for segment descriptors, just as we had for storage descriptors (type *MD*).

$$\begin{array}{l} \hline mksdesc : ADDR \times \mathbb{N} \rightarrow SDESC \\ \hline \forall a : ADDR; s : \mathbb{N} \bullet \\ \quad mksdesc(a, s) = (a, s) \end{array}$$

The constructor function just creates pairs.

It is also useful to have accessor functions, one for each component.

$$\begin{array}{l} \hline segaddr : SDESC \rightarrow ADDR \\ segsize : SDESC \rightarrow \mathbb{N} \\ \hline \forall s : SDESC \bullet \\ \quad segaddr(s) = fst\ s \\ \quad segsize(s) = snd\ s \end{array}$$

The first accessor returns the segment's start address, while the second returns the size.

The process table is expanded by two components: one to record code segment information and one to record data and stack segment information. The code segment information is stored in *cdseg* and that for the combined data and stack segment is stored in *dsseg*. Clearly there must be one segment of each type for every process (the idle, or null, process must have zero segments, recall for the reason that it does not have any data, does not consume a stack, nor does it have a code segment—the code for the idle process is a part of the kernel).

$$\begin{array}{l} \hline PTAB \\ \hline \vdots \\ cdseg : PID \rightarrow SDESC \\ dsseg : PID \rightarrow SDESC \end{array}$$

...
⋮

The segment usage of the GNU C compiler is assumed (it uses two segments, one for code and one for data and the stack—the stack resides at the top of the data segment and grows downwards towards the area in which data is stored). The invariant for *cdseg* (the code segment) and that for the combined stack and data segment, *dsseg*, is the same.

The operation to set the code segment information for a process is defined by the following schema:

<i>SetCodeSegInfo</i>
$\Delta PTAB$
$p? : PID$
$a? : ADDR$
$sz? : \mathbb{N}$
$cdseg' = cdseg \cup \{p? \mapsto mksdesc(a?, sz?)\}$

Segments are allocated only once, so any data that is set remains in the process table until its owning process is deleted.

In a similar fashion, the combined stack and data segment information for a new process is set by the following schema:

<i>SetStackDataSegInfo</i>
$\Delta PTAB$
$p? : PID$
$a? : ADDR$
$sz? : \mathbb{N}$
$dsseg' = dsseg \cup \{p? \mapsto mksdesc(a?, sz?)\}$

The next two schemata use the accessor functions defined for segment descriptors and apply them to the segments of a process. This first schema returns the descriptor for the code segment.

<i>CodeSegAddr</i>
$\Xi PTAB$
$p? : PID$
$a! : ADDR$
$a! = segaddr(cdseg(p?))$

The second schema returns the combined segment for the named process.

StackDataSegAddr $\Xi PTAB$ $p? : PID$ $a! : ADDR$
$a! = \text{segaddr}(\text{dsseg}(p?))$

The following operation sets the registers up ready for the context switch to the initial process. The most important part of this consists of setting the registers to default or dummy values so that they can be switched into the processor's registers. The entry point of the initial process must be specified as the address at which to start the execution of the initial process when swapped onto the processor.

$$\text{SwitchToFirstProcess} \hat{=} \\ \text{CreateDummyRegs} \\ \S \dots$$

The idle process must be created. The kernel contains the code that implements this process. The code has to be made into a process. First, a process identifier (*PID*) must be created using *AddIdleProcess*. Next, the segments must be created. As noted above, each segment has a zero start address (represented by *nulladdr* and has a size of 0. The segment information must be stored in the process table.

$$\text{CreateIdleProcess} \hat{=} \\ \text{AddIdleProcess} \wedge \\ \text{AllocateProcTSS} \wedge \\ \wedge (\exists na : ADDR; nsz : \mathbb{N} \mid na = \text{nulladdr} \wedge nsz = 0 \bullet \\ \text{SetCodeSegInfo}[ip!/p?, na/a?, nsz/sz?] \\ \S \text{SetStackDataSegInfo}[ip!/p?, na/a?, nsz/sz?])$$

The *CreateIdleProcess* operation is required so that the scheduler can be initialised. It is now possible to define the *SKInitSys* operation, the operation that represents the initialisation of the system proper.

$$\text{SKInitSys} \hat{=} \\ \text{AllocateGDT} \wedge \text{AllocateIDT} \wedge \text{AllocateTSSs} \wedge \\ \text{InitDevNums} \wedge \\ \text{PTABInit} \wedge \\ \text{SegmentTableInit} \wedge \\ \text{MSGSTOREInit} \wedge \\ \text{MSGPOOLInit} \wedge \\ ((\text{SKCreateNullProcess}[ip/ip!] \wedge \text{SKSCHEDInit}[ip/p?]) \setminus \{ip\} \\ \S \text{SKCreateAndRunInitialProcess})$$

First, the process table is initialised to empty and the segment table is also initialised to empty. The storage area for messages is allocated and initialised,

as is the descriptor space. Next the idle (null) process is created and its data stored in the process table. The scheduler is then initialised and the identifier of the idle process is stored in the variable in the scheduler. Finally, the initial process is created and its data stored in the process table. The initial process is then executed.

5.10.3 Process Management

The process management operations must be defined. These operations handle such matters as segment allocation and process creation. The operations in this section deal with *user* processes only.

The segment allocation operation is defined as follows:

$$\begin{aligned} \text{AllocateSegments} &\hat{=} \\ &\exists \text{totsize} : \mathbb{N}_1 \mid \text{totsize} = \text{cdssize?} + \text{stkdsizel?} \bullet \\ &\quad (\text{CanAllocateSegment}[\text{totsize}/\text{rqsz?}] \wedge \\ &\quad \quad \text{AllocateSegment}[\text{totsize}/\text{rqsz?}, \text{csaddr!}/\text{c!}] \wedge \\ &\quad \quad \text{stkaddr!} = \text{csaddr!} + \text{cdssize?} \wedge \\ &\quad \quad \text{SysOk}) \\ &\vee \text{InsufficientMainStore} \end{aligned}$$

The definition expands into:

$\begin{aligned} &\text{AllocateSegments} \\ &\Delta \text{STOREPOOL} \\ &\Delta \text{ERRV} \\ &\Delta \text{HW} \\ &\text{cdssize?}, \text{stkdsizel?} : \mathbb{N} \\ &\text{csaddr!}, \text{stkaddr!} : \text{ADDR} \\ &\exists \text{totsize} : \mathbb{N}_1 \mid \text{totsize} = \text{cdssize?} + \text{stkdsizel?} \bullet \\ &\quad (\text{totsize} + \text{alloc} \leq \text{psize} \wedge \\ &\quad \quad (\#\text{frees} < \text{maxsgs} \wedge \\ &\quad \quad \quad (\exists i : 1 \dots \#\text{frees} \bullet \text{mdsz}(\text{frees}(i)) \geq \text{totsize}) \wedge \\ &\quad \quad \quad \text{AllocateSegment}[\text{totsize}/\text{rqsz?}, \text{csaddr!}/\text{a!}] \wedge \\ &\quad \quad \quad \text{stkaddr!} = \text{csaddr!} + \text{cdssize?} \wedge \\ &\quad \quad \quad \text{serr}' = \text{sysok}) \\ &\quad \vee (\text{serr}' = \text{mainstorefull} \wedge \text{intno}' = \text{killintno}) \end{aligned}$

The primitive for creating new processes is as follows:

$$\begin{aligned}
SKNewProcess \hat{=} & \\
& (AllocSegments[totsize?/rqsz?, csaddr/csaddr!, stkdaddr/stkdaddr] \wedge \\
& (\exists pt : PTYPE \mid pt = uproc \bullet AddPD) \\
& \quad \S SetCodeSegInfo[cdssize?/sz?, csaddr/a?] \\
& \quad \S SetSetDataSegInfo[stkds�ize?/sq?, stkdaddr/a?]) \\
& \quad \S AllocateProcTSS \wedge AddPD \\
& \quad \S InitDevReply \\
& \quad \S ClearMsgQ \\
& \quad \S Clear \quad \quad \S MakeReady[p!/p?] \\
& \wedge SysOk) \setminus \{csaddr, stkdaddr\}
\end{aligned}$$

First, the segments for the new process are allocated. The segment information is then stored in *PTAB* and the process is made ready (added to the scheduler's ready queue).

The *UPID* for each process is returned to the newly created process, while the *PID* is retained by the kernel and never revealed to an untrusted process.

The expansion of *SKNewProcess* is quite long and can be transformed by the use of the distributive rule for \wedge over \vee .

Register values need to be set before the process can run. All the information is, though, present.

When a request to create a new process is made, it must be made by some process or other. In the basic model, it should be the initial process but it is possible to arrange for other processes to have the ability to create child processes. Whatever approach is adopted, the identity of the creating process must be verified. If verification succeeds, *SKNewProcess* is called to create the process in *PTAB* and add it to the ready queue. The operation is defined as follows:

$$\begin{aligned}
USKNewProcess \hat{=} & \\
& (VerifyCallerIdent \wedge \\
& \quad SKNewProcess[p/p!] \setminus \{p\}) \\
& \vee BadCallerIdent
\end{aligned}$$

Creating a processes is only half the story. It is necessary to create and execute an initial process just so that there is something to which a half context switch can be made. The initial process can be put to many uses, one of which is as the ancestor of all processes in the system. For present purposes, the initial process in this specification just serves as a place to which context can be switched.

$$\begin{aligned}
CreateAndRunInitialProcess \hat{=} & \\
& (SKNewProcess[fp/p!] \S RunFirstProcess[fp/p?]) \setminus \{fp\}
\end{aligned}$$

The *RunFirstProcess* operation assumes that no other processes are executing. It must be executed during the low-level initialisation operation. If this condition is violated, process switches will fail. The operation basically sets up the stack with registers that can be popped when the first context switch

occurs; in order for the first context switch not to fail, the stack have the contents the hardware expects. Since we are not using the process stack for intermediate register storage, the stack need only to be initialised to the entry point of the initial process and the flags register (F register on the IA32).

The operation can be approximated by the following:

$\textit{SetupFirstProcess}$ <hr/> $p? : PID$ $ep? : ADDR$ $flgs? : WORD$ <hr/> $\textit{push_stack}(p?, ep?)$ $\textit{push_stack}(p?, flgs?)$

$\textit{SetHWTSS}$ <hr/> ΔHW $\Xi PTAB$ $p? : PID$ <hr/> $hwtss' = tss(p?);$

$$\textit{RunFirstProcess} \hat{=} (\textit{SetupFirstProcess} \wp \textit{SetHWTSS}) \wp \textit{ContextSwitch}$$

Processes must be able to suspend themselves. The basic idea adopted for the Separation Kernel is that *natural-break* scheduling should be employed. This has the implication that each process, by and large, determines for itself when it should be suspended. The self-suspending operation is defined by the next schema:

$$\textit{SKSuspendSelf} \hat{=} (\textit{RequeueUserProcess} \wp \textit{SwitchContext})$$

This operation is then wrapped inside a check on the identity of the requesting process, as follows:

$$\textit{USKSuspendSelf} \hat{=} (\textit{VerifyCallerIdent} \wedge \textit{SKSuspendSelf}) \vee \textit{BadCallerIdent}$$

The last action a process takes is to terminate itself. The following schema defines this operation.

$$\textit{SKTerminateSelf} \hat{=} ((\textit{RunningProcess}[c/p!] \wedge \textit{SetStateToTerminated}[c/p?] \wedge \textit{FreeCodeSegment}[c/p?] \wedge \textit{FreeSDSegment}[c/p?] \wedge (\textit{DelProcUPID} \wp \textit{DelPD}[c/p?]) \setminus \{c\}) \wp \textit{SKSchedNext})$$

For security, it must be wrapped inside an identity test.

$$\begin{aligned} USKTerminateSelf &\hat{=} \\ &(VerifyCallerIdent \wedge SKTerminateSelf) \\ &\vee BadCallerIdent \end{aligned}$$

5.10.4 Message Passing

The operations in this subsection are mostly those defined above. The main difference is that what is defined here is part of the system call's handling code.

In the definition of message-passing operations at the interface between the kernel and user processes, promotion is extensively employed. The reader will remember that in the section in which the message-passing primitives were defined, the $\Phi PTAB_M$ schema was defined but not used; it is in the definition of the following operations that this schema finds its use. It is necessary to recall that promotion has the useful property that the refinement of the contained and containing state spaces can proceed independently. Because of this, the refinement of the operations in this section requires little or no extra work here.

When sending a message, the user process (or library routine) has the following interface

<pre> <i>UsrSendMsgI</i> : : <i>dest?</i> : <i>UPID</i> <i>data?</i> : <i>MSGDATA</i> </pre>
<pre> : : </pre>

At the interface to the message-passing subsystem, user processes only communicate identifiers as elements of *UPID*, not as elements of *PID*. The interface operation for sending a message can be defined as

<pre> : : <i>dest?</i> : <i>UPID</i> <i>data?</i> : <i>MSGDATA</i> <i>result!</i> : <i>YESNO</i> </pre>
<pre> : : </pre>

Inside the module handling message passing, a translation scheme will need to be employed. Note first that the above schema does not actually construct

a message object, while the message-queueing operations do. This provides an opportunity, as follows.

First, assume that the following is called *after* the verification of the caller (or *src?*, that is).

<i>TranslateMessageAdrrs</i>
$\exists PTAB$ $src?, dest? : UPID$ $data? : MSGDATA$ $m! : MSG$
$\exists srcpid, destpid : PID \bullet$ $PIDforUPID[src?/u?, srcpid/p!] \wedge$ $PIDforUPID[dest?/u?, destpid/p!] \wedge$ $\exists m : MSG \bullet$ $msgsrc(m) = srcpid \wedge$ $msgdest(m) = destpid \wedge$ $msgdata(m) = data? \wedge$ $m! = m$

This operation could be implemented as a pair of assignments if the number of bits required to store elements of $PID \leq$ the number of bits required to store elements of $UPID$.

On the output side, there is the need to translate a message structure into a form that can be understood by a user process.

<i>MSGToUserData</i>
$\exists PTAB$ $src! : UPID$ $dest! : UPID$ $data! : MSGDATA$ $m? : MSG$
$src! = pidext(msgsrc(m?))$ $dest! = pidext(msgdest(m?))$ $data! = msgdata(m?)$

In order for this operation to work properly, it is essential that the outputs are placed on the *user-process stack*.

Using this approach, it is possible to define the remaining user-level operations.

When a message is sent, the user interface passes objects of type $UPID$ as well as the message payload (the message data, an object of type $MSGDATA$). It is necessary to translate the $UPID$ objects to objects of type PID and to create an object of type MSG .

TranslateMsgAddr <hr/> $\exists PTAB$ $src?, dest? : UPID$ $data? : MSGDATA$ $m! : MSG$ <hr/> $\exists srcpid, destpid : PID \bullet$ $PIDforUPID[src?/u?, srcpid/p!] \wedge$ $PIDforUPID[dest?/u?, destpid/p!] \wedge$ $\exists m : MSG \bullet$ $msgsrc(m) = srcpid \wedge$ $msgdest(m) = destpid \wedge$ $msgdata(m) = data? \wedge$ $m! = m$

This schema simplifies to:

$\exists PTAB$ $src?, dest? : UPID$ $data? : MSGDATA$ $m! : MSG$ <hr/> $msgsrc(m!) = extpid(src?)$ $msgdest(m!) = extpid(dest?)$ $msgdata(m!) = data?$
--

The object, $m!$, will have to be stored using *AddMsg*; meanwhile, it remains on the stack. This causes no problems because *AddMsg* allocates dynamic storage for the message and only requires that the message take the form of a record or structure.

Promotion is used to define the basic operations, as observed when defining the message queue type. The *SendToProcess* operation adds a message to the destination process/

$$\text{SendToProcess} \hat{=} \exists \Delta MSGQ \bullet \Phi PTAB_M \wedge \text{AddMsg}$$

The full send-message primitive is defined as:

$$\begin{aligned} \text{USKSendMsg} \hat{=} & (\text{VerifyCallerId} \wedge \\ & (\exists m_u : MSG; sz : \mathbb{N}_1; d : PID \mid sz = msgsz(m_u) \bullet \\ & \quad PIDforUPID[dest?/u?, d/p!] \wedge \\ & \quad \text{TranslateMsgAddr}[u?/src?, m_u/m!] \wedge \\ & \quad \text{SendToProcess}[d, m_u/m?, sz/rqsz?] \wedge \\ & \quad \text{SysOk})) \\ & \vee \text{BadCallerIdent} \end{aligned}$$

This is the interface operation. It verifies the caller's identity.

The data in a message has to be extracted so that it can be handed to the destination process. the following operation does this.

$MSGToUserData$ <hr/> $\exists PTAB$ $src! : UPID$ $dest! : UPID$ $data! : MSGDATA$ $datalen! : \mathbb{N}$ $m? : MPTR$
<hr/> $src! = pidext(msgsrc(msgat(m?)))$ $dest! = pidext(msgdest(msgat(m?)))$ $data! = msgdata(msgat(m?))$ $datalen! = msgpayload(msgat(m?))$

This operation is a surrogate boolean. It is used to return a value to user processes attempting to determine whether they have messages (or messages from a stated source) in their message queue.

$UReturnYes$ <hr/> $resp! : YESNO$
<hr/> $resp! = yes$

$UReturnNo$ <hr/> $resp! : YESNO$
<hr/> $resp! = no$

The operation that tests for the presence of messages in its message queue is now defined. This is a promoted operation.

$$ProcessHasMsgs \hat{=} \exists \Delta MSGQ \bullet \Phi PTAB_M \wedge GotMsgs$$

The interface primitive for the $GotMsgs$ predicate is the following:

$$USKGotMsgs \hat{=} (VerifyCallerIdent \wedge (PIDforUPID[p/p!] \wedge ((ProcessHasMsgs[p/p?] \wedge UReturnYes) \vee UReturnNo) \setminus \{p\} SysOk) \vee BadCallerIdent$$

This operation can be called from a user process.

The operation to return the next message in the queue is now defined by promotion.

$$\begin{aligned} \text{NextMsgForProcess} &\hat{=} \\ &\exists \Delta \text{MSGQ} \bullet \Phi \text{PTAB}_M \wedge \text{NextMsg} \end{aligned}$$

The user-interface level operation for getting the next message is defined as

$$\begin{aligned} \text{SKNextMsg} &\hat{=} \\ &(\text{VerifyCallerIdent} \wedge \\ &\quad (\text{PIDforUPID}[p/p!] \wedge \\ &\quad\quad (\exists mp : \text{MPTR} \bullet \\ &\quad\quad\quad ((\text{NextMsgForProcess}[mp/mp!] \wedge \text{MSGToUserData}[mp/m?]) \\ &\quad\quad\quad \wp \text{DeleteStoredMsg}[mp/addr?]) \\ &\quad\quad\quad \wedge \text{SysOk})) \\ &\quad \vee \text{BadCallerIdent} \end{aligned}$$

As can be seen from the definition of the message queue type, processes can determine whether there are any messages from a given source in its input message queue.

$$\begin{aligned} \text{ProcessHasMsgsFromSrc} &\hat{=} \\ &\exists \Delta \text{MSGQ} \bullet \\ &\quad \Phi \text{PTAB}_M \wedge \text{GotMsgsFromSrc} \end{aligned}$$

The operation that can be invoked from a user interface is the following:

$$\begin{aligned} \text{SKProcessHasMsgsFromSrc} &\hat{=} \\ &(\text{VerifyCallerIdent} \wedge \\ &\quad (\text{PIDforUPID}[src?/u?, srcpid/p!] \wedge \\ &\quad\quad \text{PIDforUPID}[destpid/p!] \wedge \\ &\quad\quad (\text{ProcessHasMsgsFromSrc}[destpid/p?, srcpid/src?] \wedge \text{UReturnYes}) \\ &\quad\quad \vee \text{UReturnNo})) \setminus \{srcpid, destpid\} \\ &\quad \vee \text{BadCallerIdent} \end{aligned}$$

Promotion is used to define the actual operation.

$$\begin{aligned} \text{NextMsgForProcessFromSrc} &\hat{=} \\ &\exists \Delta \text{MSGQ} \bullet \\ &\quad \Phi \text{PTAB}_M \wedge \text{NextMsgFrom} \end{aligned}$$

The operation actually to get the next message is defined below.

$$\begin{aligned}
SKNextMsgFrom \hat{=} & \\
& (VerifyCallerIdent \wedge \\
& \quad (PIDforUPID[src?/u?, srcpid/p!] \wedge \\
& \quad \quad PIDforUPID[destpid/p!] \wedge \\
& \quad \quad (\exists mp : MPTR \bullet \\
& \quad \quad \quad SKNextMsgFromSrc[destpid/p?, srcpid/src?, mp/mp!] \wedge \\
& \quad \quad \quad MSGToUserData[mp/m?]) \\
& \quad \quad ;DeleteStoredMsg) \setminus \{srcpid, destpid\}) \\
& \vee BadCallerIdent
\end{aligned}$$

5.11 Devices—Trusted Code

Devices are *trusted* processes. In this design, trust only goes so far. Devices are *not* permitted full access to the kernel and have to respect a well-defined interface.

It would be extremely expensive to have each device process occupy its own set of segments. It is more convenient to have them reside in the same address space as the kernel. It would be preferable for each device not to have a stack but, inevitably, many will.

Device processes are expected never to terminate. For simplicity, it is assumed that, should it be necessary to replace a driver, the system must be shut down and rebooted with the new driver configured.

There are two main parts:

1. activation as a result of a user-process request, and
2. activation as a result of the device becoming ready or having data ready to read.

The links between device processes, the devices they control and the processes that require their services must be provided. The relationship between the device process and the physical device is a matter of addressing; each physical device has its own set of reserved addresses, so this is not an issue. This alone requires device processes either to be constructed of

- a component that operates on the physical device, and
- a component that handles requests from user processes and that passes data back to user processes (when required).

This separation of concerns is attractive.

Clearly, there must be an ISR to handle interrupts generated by the physical device's interface. The ISR can cause a component of the device process to execute. One way to do this is to use a semaphore. A second way is for the ISR to send a message. The message need not be anything involved because it merely denotes the availability of the device for writing or the availability of data for reading.

On the other side, user processes must make a request to the device process. The user process might then wait for the request to be serviced (e.g., when it is a request for data) or might continue (e.g., when the request is to write data). Synchronous protocols for writing might also be employed in which the servicing entity returns a success code to the user process. A synchronous interface can be implemented using the standard message-passing operations.

For the time being, it is assumed that the low-level device interface consists of an ISR and a set of addresses plus a piece of code that interfaces to the command bits in that address set. It is assumed that the code can be directly accessed by the device process.

A simple solution at the bottom level for reads is that the ISR hands a pointer to the newly input buffer to the device process, then places the device process on the device ready queue and causes a reschedule.

The device process, on the other hand, has made the device request and has passed any parameters to the device. Immediately thereafter, the device process suspends. Upon resumption, the device process reads the contents of the buffer passed to it by the ISR and passes the associated data or result code to the requesting user process.

This assumes that requests can be serviced in a simple FIFO manner and that the ISR knows the identifier of the device process. It also assumes that the device interface can be directly addressed by the device process. The second assumption suggests that:

- The device process resides in the same address space as the device-manipulating code. This implies that the device process resides in the kernel's address space.
- There must be some kind of buffer space inside the kernel to hold the data passed to and from devices.
- The interface to device processes can be effected via a mapping table. This has the implication that all devices are configured before the system is started. This scheme also permits the user-process interface to be extended to include a (polymorphic) *DeviceCall* operation. Furthermore, this scheme is in line with the general approach adopted here that user processes access the kernel and its services *only* by means of a well-defined and relatively small set of operations.

Storing device processes in the kernel's address space is just a convenience to avoid an expensive segment swap; it is also necessary for most processors allow only a limited number of physical segments. In this specification, only physical segmentation is assumed for the reason that it does not involve any secondary storage. Swapping between main and secondary storage could provide a security hole for the malicious; the assumption also has speed advantages.

Placing device processes in the kernel address space does not imply that they have complete access to the kernel. Even for device processes, *all* kernel operations are in terms of a small, well-defined set of processes. There is the chance that a device process could write to kernel data structures but this is an

inevitable risk that the design implies. However, an assumption is that device processes are trusted not to operate in malicious ways. It would be far better to avoid this but, as noted above, it would require each device process to reside in its own, totally separate, address space. This, in turn, would require an address-space swap when entering the kernel, an operation that is somewhat costly on most machines (*inter alia*, it involves saving the entire context of the calling process). The introduction of virtual store appears to solve some of the problems. Again, as noted above, swapping processes between main store and some form of backing store is attractive but is costly and also opens up the possibility of attack.

The current scheme also appears to keep the design as simple as possible. It is our belief, based upon experience with similar and other software, that the simpler the software the easier it is to maintain and the easier it is to protect.

Some processors (e.g., Intel IA32) have instructions to support context switches. On the IA32, a jump or call instruction can be used to switch between address spaces. It is attractive to employ instructions such as these whenever possible on the grounds of potential speed improvement (although the IA32 switching times are about the same for all methods). By placing device processes in the same address space, the address-space switch is no longer required; this might require an additional piece of code to switch device contexts.

There is another issue that must be discussed. By permitting device processes to reside in the kernel's address space, the possibility of concurrency within that address space is opened up. This is particularly the case when prioritised interrupts are supported by the hardware. For simplicity, it will be assumed that all devices have the same interrupt priority (this is not uncommon and is assumed in many portable operating systems). Higher priority interrupts (hardware and software error conditions *except* segmentation violations) can be handled in the normal way and are orthogonal. Under this assumption, there is no contention between device processes and between device processes and ordinary ones. The scheduler's organisation only permits *either* a device or a user process to execute at any time.

It is first necessary to define a collection of operations that deal directly with the data structures relating to device processes. We will begin with a state-setting operation.

$$\begin{aligned} \text{SetDevProcStateToWaiting} &\hat{=} \\ &\exists st : PSTATE \mid st = \text{pswtgdev} \bullet \\ &\quad \text{SetProcState}[st/st?] \end{aligned}$$

This sets the state of a device process to *pswtgdev* when it is waiting for a request or for data from a device (the two states can be separately identifier, if so wished).

The following operation is a predicate that is true if the process identifier bound to *p?* is that of a device process.

IsDeviceProcess <hr/> $\Xi PTAB$ $p? : PID$ <hr/> $ptype(p?) = dproc$
--

When a device process is created, its device-message slot is initialised to the null message.

InitDeviceMsg <hr/> $\Delta PTAB$ $d? : PID$ <hr/> $devmsg' = devmsg \cup \{d? \mapsto (nullpid, nullmsg)\}$

After a device process has serviced a request, it clears its device-message slot in $PTAB$ by setting it to a null message.

ClearDevMsg <hr/> $\Delta PTAB$ $d? : PID$ <hr/> $devmsg' = devmsg \oplus \{d? \mapsto (nullpid, nullmsg)\}$

When a user process makes a request to a device process, it performs an action akin to sending a message. This “device message” is stored in the $devmsg$ slot corresponding to the device process.

SetDevMsg <hr/> $\Delta PTAB$ $d? : PID$ $p? : PID$ $m? : MSG$ <hr/> $devmsg' = devmsg \oplus \{d? \mapsto (p?, m?)\}$

The following is the operation performed by a device process when it reads a request message.

GetDevMsg <hr/> $\Xi PTAB$ $d? : PID$ $m! : MSG$ <hr/> $m! = snd\ devmsg(d?)$
--

The next two schemata define operations on device-process requests. The first returns the identifier of the requesting process (which can *never* be a device process)

$DevRequesterId$ $\exists PTAB$ $d? : PID$ $p! : PID$
$p! = fst\ devmsg(d?)$

The next schema defines a predicate that is true when the device message for the device, $d?$, is not null.

$GotDevMsg$ $\exists PTAB$ $d? : PID$
$devmsg(d?) \neq (nullpid, nullmsg)$

The following is just another name for the same operation.

$$NonNullDevRq \hat{=} GotDevMsg$$

Device requests cannot be made by the null process, the idle process or another device process:

$ValidDevRqProcessId$ $\exists PTAB$ $rqid? : GPID$ $iprc? : PID$
$rqid? \neq nullpid$ $rqid? \neq iprc?$ $p_{type}(rqid?) \neq d_{proc}$

ISRs use this operation to pass data to the associated device process.

$$PassDataToDeviceProcess \hat{=} \\ SetDevMsg \\ \circ ReadyDeviceProcess$$

$PassDataToDeviceProcess$ $\Delta PTAB$ $\Delta SKSCHED$ $\Delta PROCESSQUEUE$ $d? : PID$ $p? : PID$

$$m? : MSG$$

$$devmsg' = devmsg \oplus \{d? \mapsto (p?, m?)\}$$

$$state' = state \oplus \{d? \mapsto p\text{ready}\}$$

$$devq' = devq \wedge \langle d? \rangle$$

The precondition is (notionally) required for the refinement process, so we calculated it.

pre *PassDataToDeviceProcess* $\hat{=}$ true

5.11.1 Device replies

When a device process has completed its operation, it sends a reply message to the requesting user process. In the case of write-only devices, the reply will consist of a return code denoting the success of the operation (it might also contain some other data, say confirmation of the number of bytes written). These device replies are stored in *PTAB* and each process has a *devrpy* entry.

The following schema defines the operation to initialise the device reply entry for a newly created process.

$$\textit{InitDevReply}$$

$$\Delta PTAB$$

$$p? : PTAB$$

$$devrpy' = devrpy \cup \{p? \mapsto nullmsg\}$$

When a process has received a reply from a device process, it should copy the data to its own address space and then clear the reply entry. This schema defines the operation:

$$\textit{ClearDevReply}$$

$$\Delta PTAB$$

$$p? : PID$$

$$devrpy' = devrpy \oplus \{p? \mapsto nullmsg\}$$

When a device process has completed its task, it reports the result to the requesting user process by setting a “message” in the *devrpy* table within *PTAB*. This is achieved by the operation defined by the following schema:

$$\textit{SetDevReply}$$

$$\Delta PTAB$$

$$p? : PID$$

$$m? : MSG$$

$$devrpy' = devrpy \oplus \{p? \mapsto m?\}$$

The user process obtains device replies by means of the operation defined by the following schema:

$ReplyFromDeviceProc$ $\Xi PTAB$ $p? : PID$ $m! : MSG$
$m! = devrpy(p?)$

Should a process be unsure about the result of a device request, the following predicate is defined.

$GotReplyFromDeviceProc$ $\Xi PTAB$ $p? : PID$
$devrpy(p?) \neq nullmsg$

If a process does not receive a device reply when it should, it can use the following schema to notify the system of this eventuality.

$$\begin{aligned}
 NoDeviceReply &\hat{=} \\
 &(\exists e : SYSERR \mid e = nodevreply \bullet \\
 &\quad SetSysErr[e/e?] \wedge \\
 &\quad RaiseKillInterrupt)
 \end{aligned}$$

The operation employed by a device process to reply to a user process request is defined as:

$$\begin{aligned}
 DevReplyToUserProc &\hat{=} \\
 &(GotReplyFromDeviceProc \wedge \\
 &\quad (ReplyFromDeviceProc \circlearrowright ClearDevReply) \wedge \\
 &\quad SysOk) \\
 &\vee NoDeviceReply
 \end{aligned}$$

The condition *NoDeviceReply* should never happen!

The expansion of *DevReplyToUserProc* is

$DevReplyToUserProc$ $\Delta PTAB$ $\Delta ERRV$ ΔHW $p? : PID$ $m! : MSG$
$(devrpy(p?) \neq nullmsg \wedge$ $\quad m! = devrpy(p?) \wedge$ $\quad devrpy' = devrpy \oplus \{p? \mapsto nullmsg\} \wedge$

$$\begin{array}{l} serr' = sysok) \\ \vee (serr' = nodevreply \wedge intno' = killintno) \end{array}$$

$$\begin{array}{l} \text{pre } DevReplyToUserProc \hat{=} \\ p? \in \text{dom } devrpy \wedge devrpy(p?) \neq \text{nullmsg} \end{array}$$

5.11.2 Device numbers

The following is an error-reporting schema:

$$\begin{array}{l} \text{BadDeviceNumber} \hat{=} \\ (\exists e : SYSERR \mid e = \text{baddevnum} \bullet \\ \text{SetSysErr}[e/e?] \wedge \\ \text{RaiseKillInterrupt} \end{array}$$

This schema is used when it is detected that a process is requesting a service from a device whose number is unknown to the system. Devices are known internally to the system by process identifiers (elements of *PID*); outside the kernel, user processes know them only by *device numbers* (or service numbers). When a device process is created, it is allocated a *PID* and a *DEVNO* (device number). The following operation sets the device number in the *devmap* table in *PTAB* when a device process is created.

$$\begin{array}{l} \text{InitDeviceNum} \\ \Delta PTAB \\ dno? : DEVNO \\ d? : PID \\ \hline devmap' = devmap \cup \{dno? \mapsto d?\} \end{array}$$

The precondition is simply

$$\text{pre } \text{InitDeviceNum} \hat{=} \text{true}$$

Checking that a device number exists is done by the operation defined by the following schema:

$$\begin{array}{l} \text{IsKnownDeviceNumber} \\ \Xi PTAB \\ dno? : DEVNO \\ \hline dno? \in \text{dom } devmap \end{array}$$

Device numbers are allocated by the person who configures the system, not by the system proper. This way, the implementers of user processes as well as the system can know the device numbers that are in use.

Given a device number, $dno?$, what is the corresponding process identifier? The following schema defines this operation. The result is returned in $d!$. The operation can only be applied when it is known that $dno?$ is an element of *devmap*'s domain (is a defined device number, that is).

$DeviceProcessId$ $\Xi PTAB$ $dno? : DEVNO$ $d! : PID$
$d! = devmap(dno?)$

Device suspension. Devices are responsible for suspending themselves.

$$SuspendDeviceProcess \hat{=} \\ \text{QueueDeviceProcess}[d?/p?]$$

This operation was defined when specifying the scheduler.

5.11.3 Device process creation

Device processes must be created, usually at boot time. Unlike user processes, it is expected that device processes will not terminate until the system as a whole is shut down.

There is no need to create a user-level identifier, so the following new composition is adequate.

$SetPDState$ $\Delta PTAB$ $p? : PID$ $st? : PSTATE$
$state' = state \cup \{p! \mapsto st?\}$ $p\text{type}' = p\text{type} \cup \{p! \mapsto d\text{proc}\}$

The fact that device processes do not have external identifiers means that the operation to enter their basic details into the process table is a little different from the one used for user processes. The operation for device processes is:

$$AddDevPD \hat{=} \\ ((GotFreePIDs \wedge AllocPID) \\ \text{; } SetPDState[p!/p?] \wedge \\ SysOk) \\ \vee PTABFull$$

This definition expands, after slight simplification, into

AddDevPD

 $\Delta PTAB$ $\Delta ERRV$ ΔHW $p! : PID$ $st? : PSTATE$

$$\begin{aligned}
&(used \subset PID \wedge \\
&\quad p! \notin used \wedge \\
&\quad used' = used \cup \{p!\} \wedge \\
&\quad state' = state \cup \{p! \mapsto st?\} \wedge \\
&\quad ptype' = ptype \cup \{p! \mapsto dproc\} \wedge \\
&\quad serr' = sysok) \\
&\vee (serr' = ptabfull \wedge intno' = killintno)
\end{aligned}$$

The simplification is to identify $state$ with $state''$ and $ptype'$ with $ptype''$. This is permitted because they are only updated in the second component of the sequential composition.

pre *AddDevPD* $\hat{=}$ $used \subset PID$

The primitive that creates a new device process is specified as

NewDeviceProcess $\hat{=}$

$$\begin{aligned}
&(IsKnownDeviceNumber \wedge BadDeviceNumber) \\
&\vee (AddDevPD[d!/p!] \circlearrowleft InitDeviceNum[d!/d?] \circlearrowleft InitDeviceMsg[d!/d?]\circlearrowleft \\
&\quad InitDeviceRq[d!/d?] \circlearrowleft InitDevReply[d!/p?]\circlearrowleft \\
&\quad SetDevProcStateToWaiting)
\end{aligned}$$

After merging the existentials, this definition expands into the following schema:

NewDeviceProcess

 $\Delta PTAB$ $\Delta ERRV$ ΔHW $d! : PID$ $dno? : DEVNO$

$$\begin{aligned}
&\exists devmsg'' : PID \leftrightarrow MSG; devrqs'' : PID \leftrightarrow MSG; \\
&\quad devrpy' : PID \leftrightarrow MSG \bullet \\
&(dno? \in \text{dom } devmap \wedge serr' = baddevnum \wedge intno' = killintno) \\
&\vee (used \subset PID \wedge \\
&\quad d! \notin used \wedge used' = used \cup \{d!\} \wedge \\
&\quad state' = state \cup \{d! \mapsto st?\} \wedge ptype' = ptype \cup \{d! \mapsto dproc\} \wedge \\
&\quad serr' = sysok) \\
&\vee (serr' = ptabfull \wedge intno' = killintno)
\end{aligned}$$

$$\begin{aligned}
\mathfrak{g}devmap' &= devmap'' \cup \{d! \mapsto dno?\} \\
\mathfrak{g}devmsg' &= devmsg'' \cup \{d! \mapsto nullmsg\} \\
\mathfrak{g}devrqs' &= devrqs'' \cup \{d! \mapsto nullmsg\} \\
\mathfrak{g}devrpy' &= devrpy'' \cup \{d! \mapsto nullmsg\}
\end{aligned}$$

Note that the double-primed variables are only affected once and in their respective composition elements. This permits the following simplification.

NewDeviceProcess

$\Delta PTAB$

$\Delta ERRV$

ΔHW

$d! : PID$

$dno? : DEVNO$

$$\begin{aligned}
& (dno? \in \text{dom } devmap \wedge serr' = baddevnum \wedge intno' = killintno) \\
& \vee ((used \subset PID \wedge d! \notin used \wedge used' = used \cup \{d!\} \wedge \\
& \quad state' = state \cup \{d! \mapsto st?\} \wedge ptype' = ptype \cup \{d! \mapsto dproc\} \wedge \\
& \quad \mathfrak{g}devmap' = devmap'' \cup \{d! \mapsto dno?\} \\
& \quad devmsg' = devmsg'' \cup \{d! \mapsto nullmsg\} \wedge \\
& \quad devrqs' = devrqs'' \cup \{d! \mapsto nullmsg\} \wedge \\
& \quad devrpy' = devrpy'' \cup \{d! \mapsto nullmsg\} \wedge \\
& \quad serr' = sysok) \\
& \vee (serr' = ptabfull \wedge intno' = killintno)
\end{aligned}$$

The precondition of *NewDeviceProcess* is given by:

$$\begin{aligned}
\text{pre } NewDeviceProcess & \hat{=} \\
& dno? \in \text{dom } devmap \vee used \neq PID
\end{aligned}$$

There is only one thing left. Some device processes will need to initialise their hardware as soon as the system boots. This has to be included as an option. Therefore, the following is added.

$$\begin{aligned}
NewDeviceProcessPossInitHW & \hat{=} \\
& NewDeviceProcess \mathfrak{g} (runatboot? = yes \wedge ReadyDeviceProcess[d!/dp?])
\end{aligned}$$

After a little obvious transformation and expansion, this schema expands into

NewDeviceProcessPossInitHW

$\Delta PTAB$

$d! : PID$

$dno? : DEVNO$

$runatboot? : YESNO$

$$\begin{aligned}
& (dno? \in \text{dom } devmap \wedge serr! = baddevnum) \\
& \vee ((used \subset PID \wedge
\end{aligned}$$

$$\begin{aligned}
& d! \notin \text{used} \wedge \text{used}' = \text{used} \cup \{d!\} \wedge \\
& \text{state}' = \text{state} \cup \{d! \mapsto st?\} \wedge \text{ptype}' = \text{ptype} \cup \{d! \mapsto dproc\} \wedge \\
& \text{devmsg}' = \text{devmsg}'' \cup \{d? \mapsto \text{nullmsg}\} \wedge \\
& \text{devrqs}' = \text{devrqs}'' \cup \{d? \mapsto \text{nullmsg}\} \wedge \\
& \text{devrpy}' = \text{devrpy}'' \cup \{d? \mapsto \text{nullmsg}\} \wedge \\
& (\text{runatboot?} = \text{yes} \wedge \\
& \quad \text{ReadyDeviceProcess}[d!/dp?]) \\
& \wedge \text{serr}' = \text{sysok}) \\
& \vee (\text{serr}' = \text{ptabfull} \wedge \text{intno}' = \text{killintno})
\end{aligned}$$

The precondition is:

$$\begin{aligned}
\text{pre } \text{NewDeviceProcessPossInitHW} & \hat{=} \\
& \text{dno?} \in \text{dom } \text{devmap} \\
& \vee \text{used} \neq \text{PID}
\end{aligned}$$

It is now necessary to account for three things:

1. Communicating parameters to the device process;
2. Readyng a device process when its associated ISR has completed;
3. Returning values to the user process that initially made the request.

It must be pointed out that a *synchronous* I/O model is assumed in this specification. The reason for this is that it is simple to specify and to implement.

It is assumed that user processes communicate with device processes via an interrupt. The ISR associated with this interrupt decodes the request and passes appropriate parameters to the device process. Until the device process has completed its operations and has returned at least a return code to the caller, the caller is suspended in a waiting state (*pswaitdev*). When the device process has completed, it must ready the requesting user process—this implies that the device process stores the identifier of the requesting process.

$$\begin{aligned}
\text{SetStateToDevWait} & \hat{=} \\
& \exists st : \text{PSTATE} \mid st = \text{psdevwait} \bullet \\
& \quad \text{SetProcState}[st/st?]
\end{aligned}$$

It must be emphasised that this operation is intended for use by user processes *only*. Device processes have their own waiting state and setter operation.

When a device request is made, the requesting process' *PID* and device number are checked. Should either fail, an error value is returned in *serr*. The device data is passed to the device process, together with the requesting process' *PID*.

The parameters passed by the requesting process take the form of a message. The message is passed to the device process using *PassDataToDeviceProcess*. The requesting process then waits until the device process posts a

message to its *devrpy* slot using *DevReplyToUserProc* and then readies the requesting process using *MakeReadyUserProcess*. The identifier of the requesting process must be checked to see that it is valid (not the null or idle process and not another device process).

The following operation is part of the handler code that activates device processes. If device requests are handled by an interrupt, the following operation will be used by the associated ISR.

$$\begin{aligned} \text{BadCallerIdent} \hat{=} & \\ & (\exists e : \text{SYSERR} \mid e = \text{badcallerid} \bullet \\ & \quad \text{SetSysErr}[e/e?] \wedge \\ & \quad \text{RaiseKillInterrupt} \end{aligned}$$

When a request is made to a device process, it must be verified and the device process activated. Verification, here, consists of verifying that there is a device process corresponding to the specified device number and that the requesting process is genuine. If the tests have been passed, the request is passed to the device process and the requesting user process' state is set to "waiting on device" (*psdevwait*). The operation is defined as follows:

$$\begin{aligned} \text{VerifyAndActivateDevProc} \hat{=} & \\ & (\text{VerifyCallerIdent} \wedge \text{PIDforUPID}[\text{caller}/p!] \wedge \\ & \quad \text{IDLEPROCESSIdent}[\text{iprc}/p!] \wedge \\ & \quad (\text{ValidDevRqProcessId}[\text{caller}/\text{rqid}?, \text{iprc}/\text{iprc}?] \wedge \\ & \quad \quad (\text{IsKnownDevideNumber} \wedge \\ & \quad \quad \quad (\text{DeviceProcessId}[\text{dp}/d!] \wedge \\ & \quad \quad \quad \quad ((\text{PassDataToDeviceProcess}[\text{dp}/d?, \text{caller}/p?] \\ & \quad \quad \quad \quad \quad \text{gSetStateToDevWait}[\text{caller}/p?]) \wedge \\ & \quad \quad \quad \quad \quad \text{SysOk} \\ & \quad \quad \quad \quad \quad \text{gSKSchedNext})) \setminus \{dp\} \\ & \quad \quad \quad \vee \text{BadDeviceNumber})) \setminus \{\text{caller}, \text{iprc}\} \\ & \quad \vee \text{BadCallerIdent} \end{aligned}$$

For safety, this operation is expanded.

VerifyAndActivateDevProc

Δ SCHED

Δ PRIQ

Δ HW

Δ ERRV

Ξ PTAB

u? : UPID

dno? : DEVNO

m? : MSG

\exists *caller*, *iprc* : PID •

$(\text{curr} = \text{extpid}(u?) \wedge \text{caller} = \text{extpid}(u?) \wedge \text{iprc} = \text{ipid} \wedge$
 $(\text{caller} \neq \text{nullpid} \wedge \text{caller} \neq \text{iprc} \wedge \text{ptype}(\text{caller}) \neq \text{dproc} \wedge$

$$\begin{aligned}
& (\exists dp : PID \bullet \\
& \quad dno? \in \text{dom } devmap \wedge dp = devmap(dno?) \wedge \\
& \quad (\exists devq : \text{seq } PID \bullet \\
& \quad \quad (\exists state'' : PID \mapsto PSTATE \bullet \\
& \quad \quad \quad devmsg' = devmsg \oplus \{dp \mapsto (caller, m?)\} \wedge \\
& \quad \quad \quad state'' = state \oplus \{dp \mapsto psready\} \wedge \\
& \quad \quad \quad devq'' = devq \hat{\cap} \langle dp \rangle \wedge \\
& \quad \quad \quad state = state'' \oplus \{caller \mapsto psdevwait\}) \wedge \\
& \quad \quad \quad serr' = sysok \\
& \quad \quad \quad \wedge SKSchedNext))) \\
& \quad \vee (serr' = baddevnum \wedge intno' = killintno)) \\
& \quad \vee (serr' = badcallerident \wedge intno' = killintno))
\end{aligned}$$

The expansion of this operation shows that a request to a device causes the device process to be readied on the scheduler's ready device queue (*devq*) and the requesting process is suspended. The operation also causes a reschedule.

This definition exemplifies our use of the reschedule operation instead of the *MakeUnready*. It is known that when the above is executed, the current process is the one that needs to be removed from the scheduling queue.

Note that device requests are a case where the currently executing process is unreadied. The requesting user process remains in a waiting state until the device process whose services it has requested has completed and placed a reply message in the requesting process' reply slot in *PTAB*.

The method by which the device process communicates with the hardware device under its control is not further specified here. Some shared memory will probably be employed for data buffering. Since this specification is not machine specific, it is impossible to decide here which methods should be used.

When the device process has obtained a reply from the hardware, it uses the following operation to return the data to the requesting user process. It then suspends itself ready for the next request.

$$\begin{aligned}
DevReturnDataAndSuspend \hat{=} \\
& ((DevRequesterId[rqid/p!] \wedge \\
& \quad DevReplyToUserProc[rqid/p?] \wedge \\
& \quad MakeReadyUserProcess[rqid/p?]) \setminus \{rqid\} \\
& \quad \S SKSchedNext) \S SetDevProcStateToWaiting
\end{aligned}$$

This partially expands into:

$$\begin{aligned}
& DevReturnDataAndSuspend \\
& \Delta PTAB \\
& \Delta SKSCHED \\
& \Delta ERRV \\
& \Delta HW \\
& d? : PID
\end{aligned}$$

$$m! : MSG$$

$$\begin{aligned}
& (\exists rqid : PID \mid rqid = fst\ devmsg(d?) \bullet \\
& \quad ((devrpy(rqid) \neq nullmsg \wedge \\
& \quad \quad m! = devrpy(rqid) \wedge \\
& \quad \quad devrpy' = devrpy \oplus \{rqid \mapsto nullmsg\} \wedge \\
& \quad \quad serr' = sysok) \\
& \quad \vee (serr' = nodevreply \wedge intno' = killintno) \wedge \\
& \quad \quad MakeReadyUserProcess[rqid/p?]) \\
& \quad \S SKSchedNext \S SetDevProcStateToWaiting
\end{aligned}$$

This operation can be used to return status information as well as requested data. In the case of output devices, a completion code could be returned in the message passed to the requesting user process.

$$\begin{aligned}
SetDeviceProcessData & \hat{=} \\
& (DevRequestId[rqid/p!] \wedge SetDevReply[rqid/p?])
\end{aligned}$$

It is now necessary to specify how the reply from the device process is handed to the requesting process. This is, basically, an architecture-specific issue but a general solution is to return the data as a message on the requesting process' stack.

In this model, when a device process makes a request to its associated hardware, it must suspend itself until the device has completed the requested operation (generally, it is assumed that the operation returns a value). When the ISR or device interface has completed, it must ready the device process so that it can perform its next operation. If the device process deals with hardware that does not require it to wait, it should immediately suspend ready for the next user request. The suspension of a device process is achieved by action of *SKSchedNext*;*SwitchContext*) because this operation unconditionally schedules a new process and switches the context to it.

Because device processes are trusted, a suspension operation can be defined that does not engage in all the checking required for user processes. It is

$$SelfSuspendDeviceProcess \hat{=} SKSchedNext$$

The ISR needs, however, to obtain the device process' identifier; this might change between boots. However, the device number does not, so the ISR can call *DeviceProcessId* to obtain the device number.

$$\begin{aligned}
AwakenDeviceProcessFromISR & \hat{=} \\
& (DeviceProcessId[d/d!] \wedge ReadyDeviceProcess[d/dp?]) \setminus \{d\}
\end{aligned}$$

5.12 Process Interface to the Kernel

It is assumed that user processes, when performing a system call, place the input parameters on their stack. They will also retrieve results from the kernel

from their stack. This requires that user-process stacks be accessible from within the kernel even though user-process stacks reside in segments other than the one in which the kernel resides.

Finally, device processes are trusted code and are programmed by systems programmers. It seems permissible, therefore, to provide direct access to all of the operations defined above. Moreover, there are no problems with crossing segment boundaries when device processes are active. The only issue is how a user process can activate a device process. This operation will be included in this section.

The first calls that are considered are those performing message-passing functions. They are directly called from user processes and are relatively complex to specify.

It should be noted that the above operations deal mostly with pointers to messages, not to message structures proper. In particular, this leads to two problems:

1. How to pass a message structure to the destination process. (This involves crossing address space boundaries.)
2. Deletion of the message structure after the destination has read the message.

In addition, there is the question of reclaiming all storage in the message pool. As noted above, the *FreeBlk* algorithm does not collect and merge all possible blocks but, if a block cannot be connected immediately to an existing free block, the algorithm just adds the newly freed block to the end of the free block chain. This leads to space leaks and is the reason for the definition of the block scavenging operation. The block scavenging operation is relatively expensive, so should not be called very frequently.

Of the process control operations, those that suspend and terminate their caller are intended to be called directly by a user-level process. The process creation operation is intended to be called from a library routine; the library routine will be called by the initial or some other process.

As an intermediate solution to the above problems, the following operation is defined. This operation is intended to be called from the ISR that is activated when a user process performs a system call; system calls consist of a number of operations on the user stack (essentially a conventional procedure call) followed by the raising of a dedicated interrupt. The top of the user stack is the opcode, *rqop?* (*requested operation*—an element of *SYSOPCODE*) which determines the operation to be performed by the system. Immediately underneath the opcode are the parameters to the system call. The decode routine performs the operation and returns values on the user's stack. All that is missing from the *DecodeSysCall* specification is the mechanism for accessing the user-process stack.

DecodeSysCall

 $rqop? : SYSOPCODE$

$$\begin{aligned}
 & (rqop? = newuproc \wedge USKNewProcess) \\
 & \vee (rqop? = suspself \wedge USKSuspendSelf) \\
 & \vee (rqop? = termself \wedge USKTerminateSelf) \\
 & \vee (rqop? = sndmsg \wedge USKSendMsg) \\
 & \vee (rqop? = gotmsgs \wedge USKGotMsgs) \\
 & \vee (rqop? = gotmsgfromsrc \wedge SKProcessHasMsgsFromSrc) \\
 & \vee (rqop? = nextmsg \wedge USKNextMsg) \\
 & \vee (rqop? = nextmsgfromsrc \wedge SKNextMsgFrom) \\
 & \vee (rqop? = devrequest \wedge VerifyAndActivateDevProc)
 \end{aligned}$$

We have ignored the issue of obtaining parameters from the user process. The actual answer, of course, depends upon the processor being used. On the IA32, the parameters are on the user's stack. On interrupt, the user's stack is pointed to by the current hardware TSS register; the stack pointer is stored in the TSS; when an interrupt occurs, the stack register can be retrieved from the TSS. This is not the entire story because the IA32 is a segmented architecture, so a segment register has to be set up to point to the stack segment (combined stack and data segment in the present case) so that the user's stack can be addressed. When an interrupt occurs, the IA32 pushes two double words (two 32-bit quantities, i.e.) on the current stack—one is the flags (F) register, the other is the PC. Underneath these comes the parameter area that can be accessed to obtain parameter values. Once extracted, the stack can be adjusted ready to return results. Other architectures will arrange matters in a different way, it must be stressed.

When this operation has completed, the ISR returns. The reason for this is that any context switches are performed by component operations as their last operation (context switches also perform a Return From Interrupt operation as standard). For this reason, the *DecodeSysCall* operation does not assign a value to the standard error-return variable, *serr*.

As far as the user stack is concerned, the following must be emphasised:

- Input values are taken from the *user-process stack*. This resides in the *user process stack segment*, not in the kernel's address space.
- Output values are placed on the *user-process stack*, not the kernel stack.

When taking inputs and returning outputs, access to the user stack is required. This is a low-level operation programmed in assembly code. The complexity of this operation is dependent upon the architecture of the processor upon which the separation kernel runs.

The problem is not in principle difficult. Within the structure representing each process' state (in its process table), there is a slot each for its segments. The stack pointer is also stored there. Depending upon the architecture and compiler, there might also be a pointer to the user process' *zcurrent stack*

frame. This last pointer allows the kernel direct access to the top of the user's stack, albeit at the cost of a number of accesses to the process table and other structures.

5.13 Final Thoughts

The NSA documents [10] frequently refer to threads inside each Separation Kernel process. The specification that is refined in this chapter makes no mention of threads. The explicit inclusion of threads would increase the length of the chapter somewhat.

There is, however, no real need to include threads in this chapter because they can be included by simple modifications to the specification, in particular the mechanisms of the simple kernel specified and refined in Chapter 3 can be included in the Separation Kernel. The inclusion requires, among others, a few changes to the Separation Kernel's process table (*PTAB*). To see that this works, it is necessary to consider that the simple kernel operates in a single address space. The processes that the simple kernel supports do not require address-space manipulation when context switches occur; indeed, they resemble threads quite closely.

This is the other reason for combining the simple kernel and the Separation Kernel in this book.

Closing Thoughts

In this last chapter, we will try to collect some threads and review the content of this book.

First, the book contains the specification and refinement of two micro kernels. The first is suitable for use in embedded systems and the other is specifically a kernel for cryptographic systems. Each specification is relatively complete and the refinements reach the level at which executable code in a language such as C or Ada can be read off from the Z schemata.

The refinements are based on the standard Z technique as it is described in the literature (e.g., [12, 13]). The refined state schema was defined and then the abstraction relation was defined. Thereafter, the operation schemata were defined. The initialisation theorem was used as a test of the adequacy of the abstraction relation.

It was found that the abstraction relations were

- Functions;
- Identities.

These properties, in principle, permitted the calculation of all operations in the refinement and obviated all the associated proofs. We included all proofs in the first refinement so that the reader could see that they were possible (actually, quite simple). In the second refinement (that of the Separation Kernel), we included all the bottom-level proofs but had to omit those for the more complex operations (this had also to be done in a few cases in the first refinement); this was done to reduce the length of an already over-long book and so as not further to bore the reader with straightforward proofs.

The fact that we included proofs in both refinements is an indication of our position on formal methods. We consider that, even though they are strictly unnecessary, the inclusion of explicit and complete proofs is an essential part of the refinement to code. Proofs require us to examine our definitions and to reason about them. By engaging in proof, we have a guarantee that our definitions (state schemata) and relationships between them (operation schemata) are correct according to the axioms of the various theories we use. Without

proof, we might as well not bother for there is no guarantee of anything—it is like sleepwalking through a formal notation, much as we sleepwalk from an informal specification to a piece of (one hopes) working code. The production of proofs forces us to think carefully and in detail about things; this is, we believe, essential.

That the abstraction relations are all identities is not a surprise to us. As we have already noted, the vast majority of the abstraction relations we have found over a very long period have been identities.

The specification of hardware poses a slight problem for us. This was because we did not want, in the case of this book, to specify any particular piece of hardware for the kernel of Chapters 2 and 3; the Separation Kernel is aimed at the Intel IA32 and 64 processors, so we could be a little more definite. In the case of the Separation Kernel, we specified the IA32/64 hardware operations at a level of detail that we felt adequate for the production of the tiny amounts of assembly code required to complete the kernel. In the case of the kernel of Chapters 2 and 3, the register-save operation was specified as operations on the process' stack; the operations correspond exactly to two IA32 instructions. In both cases, context switches are caused by a software interrupt (which is specified).

Turning to the refinement process itself, there are some points that can be made.

First, there is the fact that a specification is a conjunction of wffs. This implies that they lack structure. The lack of structure can be exploited by the distributive rules for \wedge and \vee . However, it poses problems if one expects that what one considers to be a routine should be represented in a modular fashion; after all, standard software engineering requires us to consider routines as abstractions that are referred to by name.

This lack of structure is clear when a complex definition (i.e., a definition involving more than one operation schema) is expanded for simplification or for the calculation of a precondition. It would be highly desirable if each operation schema could be represented by a precondition (and, possibly, by a postcondition). This is not always possible because preconditions are represented by existentially quantified wffs in Z . In some cases, it is possible to separate operation schemata from the surrounding conjuncts in some cases (and we have encountered them in this book) but they must first be investigated in order to determine that such treatment is valid. The organisation of a specification as a conjunct is rarely mentioned in the literature. It has a further implication: as a specification grows in size, so do the conjunctions that result from the composition of operations.

As can be seen from the calculations in this book, it is sometimes possible to exploit substitutions as a way to handle complexity in expanded operations.

The definition of complex operations has implications other than visibility. It is to these that we now turn.

We have used simplification extensively above. In some cases, it was the simplification of simple operations; in others, it was the simplification of

complex operations; in still others, it was the simplification of preconditions. We need to ask what the purpose of simplification is. In the case of the simplification of simple operations (those composed of a single schema), we have a form of optimisation. The simplified operation can be used directly in refinement or the production of code. In the case of preconditions, we are interested in the logical form of the operation; this is what simplification gives us, for a simplified precondition is at least implied by the unsimplified version (at best, it is materially equivalent). It is the case of complex operations, operations composed of more than one operation schema, that is interesting. Clearly, it is possible to view the simplification as an optimisation. In this case, the simplified version can be employed in refinement or the production of code. However, the simplification of a complex operation violates the modularity of its components (this, again, is the problem that specifications are large conjunctions).

If a simple (or less complex) operation is included in more than one complex one, and the more complex operations are simplified, it is more than possible that the boundaries of the included operations will not be respected in the formula that results from simplification. This might not appear problematic but an example shows that it poses problems.

Consider the case of a storage-allocation operation. In a complex system (such as an operating system or a virtual machine for a programming language), the allocation operation might be included in a number of complex operations. The storage-allocation operation will, almost certainly, be a complex operation defined in terms of a number of suboperations. When the storage-allocation operation is included in more complex operations, it becomes a candidate for simplification. When simplified, the storage-allocation operation's abstraction boundary will probably not be respected. While we are dealing with a mathematical abstraction, this is not a problem (it might be when manipulating the resulting wffs but that is another matter). It can become a problem when the production of code is concerned. If the simplified operations are considered the basis for refinement or code production, it is clear that we have the following to consider:

- Parts of the code that would comprise the storage-allocation operation appear in various other, more complex operations. It is possible (indeed, probable) that the entire operation *never* appears intact.
- It is possible (probable) that there will be replication of code because the simplifications will not necessarily remove the same conjuncts of the original operation.

It can be argued that the first of these two cases is not much of a problem and that it is, on the contrary, a benefit. The process of producing the final simplified operation is clearly documented and the result proved to be correct. The second case is more of a problem. In traditional software engineering, we are taught to define abstractions and to avoid destroying them; simplification is a clear case in which abstraction boundaries are broken. Furthermore, we

are used, using traditional methods, not to expand code without good reason (object-oriented programming is another case in which this principle is violated, often for what appears not to be a very good reason and could be solved if compilation and linking were more selective).

We do not agree with the position that storage chips are becoming cheaper all the time, so we can be profligate with code and data structures. This position is, in our opinion, an attempt to justify sloppy thinking. We need more thought in Computer Science and Software Engineering, not less!

Next, we have to comment on the use of deferred assumptions and implicit preconditions. In some parts of the specification, particularly those parts specifying some simpler operations over the process table, we could have guarded each operation with a test that the process identifier bound to the input variable was an element of *used*. This was something we did not do. Instead, we assumed that this was true and continued with the refinement. At the final stage, it was clear that the current process was always bound to the input variable $p?$ and, by other reasoning, it can be shown that $p? \in used$. The alternative would have been to include a check that became increasingly costly as the refinement progressed (this is something we observed in Chapter 4). We consider that waiting to discharge assumptions is a reasonable option, at least on logical grounds, even though it is, in human terms, a bit risky (one has to remember to discharge the assumption). It is part of our refinement plan to make the assumption that $p? \in used$ early on and then to discharge the assumption later on. In a case such as this, the process is harmless for the reason that we *had* to discharge the assumption later on (and the assumption was, in any case, quite harmless). There will be cases where the logical position should not be adopted for pragmatic reasons.

We also used an implicit precondition (a precondition that derives from the invariant) in order to show that the ready queue was valid. This is logically valid and appears to us to be a technique that should be adopted. The use of implicit preconditions makes the invariant more central. The refinement method, as presented in the literature, centres on the abstraction relation. However, it is essential that the invariant of the specification and that of the refinement be related by the abstraction relation for the reason that it is the invariant that determines the integrity (correctness) of an operation's effects in the sense that it defines the set of legal states (the invariant plays a much greater part in refinement in the B Method [1]). The use of the invariant does not appear to be as prominent as it might be (a proof that the invariants are so related should appear as part of the refinement process). Strictly speaking, when defining each operation schema, there should be a proof that the operation's predicate preserves the invariant; this is important for possibly interacting operations (e.g., operations defined by the composition of simpler ones).

Of course, it can be argued that the invariant is always *implicitly* present in all proofs because they universally. Our points are that this is not prominent

enough and that the refinement relations should, ideally, be established between invariants in specification and refinement. quantify over state schemata.

In the construction of some proofs, we referred to invariants or to results at a higher level in the refinement process. This is, we believe, to be quite valid; it is justified by the following reasoning. The abstraction relation should be a pair of homomorphisms: one transforming the specification into the refinement, the other performing the opposite transformation (they should be mutually inverse). The composition of homomorphisms is also be a homomorphism. If we have a specification, S , and two refinements of this specification, R_1 and R_2 , such that R_1 is a refinement of S and R_2 is a refinement of R_1 , and if $h_1 : S \rightarrow R_1$ and $h_2 : R_1 \rightarrow R_2$, there exists a $h_{1,2} : S \rightarrow R_2$. In the particular case of the refinements in this book, h_1 and h_2 are both identities, so $h_{1,2} = h_2 \circ h_1$ (with $h_2 \circ h_1 = h_2(h_1(S))$) definitely exists and is well defined.

In our second refinement, we reused components from the first and relied upon existing proofs as our guarantees of correctness. Reuse of this kind is natural in formal specification and is, we believe, superior to the reuse of executable code. One reason for this claim is that the reuse of specifications makes the assumptions about components explicit.

Is formal refinement worth the effort? If one is used to informal methods (or no methods), particularly when one does not engage in extensive documentation, formal methods will cost more in time and effort. A resistance to documentation is something that we have often encountered in so-called “real-world” contexts—it is often “justified” on cost grounds (but consider the costs of having to justify undocumented software as part of a court case). We believe that the amount of work required to produce a formal specification and its refinement is about the same as producing informal documents. Furthermore, formal methods yield connections between decisions made at one level with those as a lower level. In addition, there is the matter of testing. In our case, we have engaged in testing. This is just so we can check that the resulting code is a correct transcription (i.e., contains no transcription errors); it also serves to increase our confidence that the result is correct. In the case of the first kernel, we engaged in quite exhaustive testing just to assure ourselves that the code is correct. However, this testing is not only a way to increase confidence; it provides additional evidence that the code is correct. Fairly extensive testing appears useful in cases such as kernels where we want to be as sure as we can be that the code behaves correctly; in other cases, we might want to be assured that the code contains no transcription errors. It would, in any case, be far better to have a mechanical method for checking the result, for the process is fairly mechanical. We found, of course, that the code performs exactly as it should in all cases. (We have also to admit that we tested somewhat more thoroughly than usual when dealing with formally derived code so that we could state that it behaved correctly. We have previous experience of the correct functioning of code derived from formally refined specifications.)

To conclude this chapter and this book, one last issue must be raised: automation. We did all of the work in this book by hand (or by mouth because much of the text was dictated). It is clear that a good deal of automation should be possible. The construction of schema compositions can be mechanised with ease and would be most welcome as a way of helping with document management. The complete automation of simplification and proof does not appear within reach at the moment but it is clear that there are ways in which it can be supported. By this, we do not mean using current-generation proof assistants which can be rather hard to use and have a long learning curve, requiring the user to learn new names for methods and new notations. Of course, some of us find the production of proofs to be one of the more interesting and enjoyable aspects of formal specification—complete automation would deprive us of that pleasure. The checking that code conforms to the bottom level of refinement is also a case in which automation could assist, for example in generating verification conditions that can be related to the final stage of refinement. A moderate amount of carefully designed automation would help considerably.

We hope that this book has served to indicate that there are interesting issues raised by refinement in the large and that these issues have not been discussed much in the published literature. We hope that we have also demonstrated that the formal specification of operating system kernels is viable; in addition to the refinements in this book, our experience with our collection of components has been extremely positive.

References

1. Abrial, J.-R., *The B Book: Assigning Programs to Meanings*, CUP, 1996.
2. Bivot, Daniel C. and Cesati, Marco, *Understanding the LINUX Kernel*, O'Reilly & Associates, Sebastapol, CA, 2001.
3. Craig, I. D., *Formal Specification of Advanced AI Architectures*, Ellis Horwood, Chichester, England, 1991?
4. Craig, I. D., *Formal Models of Operating System Kernels*, Springer-Verlag, London, England, 2006.
5. Derrick, J. and Boiten, E., *Refinement in Z and Object-Z*, Springer-Verlag, London, 2001.
6. Dijkstra, E. J., *A Discipline of Programming*, Prentice-Hall, Englewood Cliffs, NJ, 1976.
7. Jones, C. B., *Systematic Software Development Using VDM*, Prentice-Hall, Englewood Cliffs, NJ, 1986.
8. Labrosse, Jean J., *MicroC/OS-II, The Real-Time Kernel*, Miller Freeman, Inc., Lawrence, KS, 1999.
9. Morgan, C. C., *Programming from Specifications*, 2nd edn., Prentice-Hall, Hemel Hempstead, England, 1994.
10. National Security Agency, Separation Kernel Documents, e.g., SSE-100-1; many others on line at [www:nsa.gov](http://www.nsa.gov).
11. Rushby, John, Design and Verification of Secure Systems, *ACM Operating Systems Review*, Vol. 15, No. 5, pp. 12–21, 1981.
12. Spivey, J. M., *The Z Notation: A Reference Manual*, 2nd edn., Prentice-Hall, Hemel Hempstead, 1992.
13. Woodcock, J. and Davies, J., *Using Z: Specification, Refinement and Proof*, Prentice-Hall, Hemel Hempstead, 1996.

List of Definitions

Type:

ADDR 213
ADDR 21
BITMAP 135
BM 134
BMASK 133
BYTE 271
CHAR 218
DEVNO 212
GPID 19
GPID 211
INTNO 217
INTRPTNO 23
MD 252
MDATA 142
MPTR 271
MSG 142
MSG 213
MSG 21
MSGDATA 213
MWORD 133
ONOFF 23
PID 19
PID 211
PPRIO 20
PSTATE 20
PSTATE 212
PSU 264
PTYPE 212
SDESC 288

SID 127
SID 130
SID 137
STRING 218
SYSERR 214
SYSERR 21
SYSOPCODE 213
TIME 161
TIME 21
TSS 215
UPID 212
WORD 21
YESNO 211

Constant:

bpw 133
ctxtswintno 217
killintno 217
maxaddr 21, 213
maxdev 212
maxint 217
maxintno 23
maxprio 20
maxsid 130
mindev 212
minint 217
minintno 23
minprio 20
minsid 130
msize 133
nulladdr 21, 213

nullmd 257
nullmsg 21, 213
nullmsgdata 213
nullpid 20, 212
ticklength 158
tickspersec 159

Function:

PSUsToMsg 271
 & 134
 | 134
 ↑ 134
 ~ 134
mdaddr 252
mdsz 252
mergemds 255
mkmd 252
mkmsg 270
mksdesc 288
msgToPSU 271
msgaddr 270
msgat 271
msgdata 142, 270
msgdest 21, 142, 270
msgpayloadlen 270
msgsize 21
msgsrc 21, 142, 270
msgsz 271
msgtobytes 271
msz 271
segaddr 288
segsz 288
tss_stackseg 215
tss_stacktop 215

Precondition:

AddDevPD 308
AddMsg 275
AddMsg1 280
AddPD 31, 224
AddPD1 231
AddPD1 36
AddPD2 50
AddSleeper 165
AllocBlk 255

AllocSema 129
AllocSema1 132
AllocateSemaphore 199
BlockScavenge1 259
ContextSwitch 25
DeallocateSemaphore 199
DelPD 32
DelPRIOQElem 76
DelSCHEDQElem 109
DequeuePQ2 67
DequeuePROCESSQUEUE 59
EnqueuePQ1 61
EnqueuePQ2 66
EnqueuePROCESSQUEUE 57
FindAndWake 167
FindAndWake1 175
FindAndWake2 184
FreeBlk 255
FreePID1 39
FreePID2 53
HeadOfPROCESSQUEUE 58
NewDeviceProcess 309
NewDeviceProcessPossInitHW 310
NewProcess 192
NextMessageFromSource 277
NextMessageFromSrc1 282
NextMsg 276
NextMsg1 281
PRIOQDelHd1 85
PRIOQDequeue 77
PRIOQDequeue1 86
PRIOQEnqueue 74
PRIOQEnqueue1 83
PRIOQEnqueue2 96
RcvSMsg 201
ReceiveSynchMsg 155
ReleaseSema 129
RequeueDeviceProcess 251
RequeueUserProcess 250
SKSchedNext 249
SchedNext 112
SemaphoreSignal 199
SemaphoreWait 199
SendASynchMsg 150
SendMeToSleep 169

SendMeToSleep1 176
SendMeToSleep2 185
SendSMsg 201
SendSelfToSleep 194
SetProcState 227
SetProcState1 236
SignalSema 125
SuspendMe 114
SuspendSelf 193
TerminateSelf 196
 Schema:
AbsMSGQ1 282
AbsPQ1 59
AbsPQ2 68
AbsPRIOQ1 87
AbsPRIOQ2 97
AbsPTAB1 40, 236
AbsPTAB2 45, 238
AbsSLEEPERS1 176
AbsSLEEPERS2 185
AbsST1 132
AbsSTOREPOOL1 260
AddDevPD 307
AddFreechainLast 37, 48, 232
AddIdleProcess 225
AddMsg 274
AddMsg1 279
AddNewLastFreechain 37, 48, 232
AddPD 30, 223
AddPD1 36, 231
AddPD2 48
AddPDESC 30, 224
AddPDESC1 35, 231
AddPDESC2 47
AddProcUPID 222
AddProcUPID1 230
AddSleeper 165
AddSleeper1 171
AddSleeper2 181
AddSleeperProc 164
AddSleeperProc1 171
AddSleeperProc2 180
AddWaiter 120
AllocBlk 254
AllocBlk1 258
AllocMsg 269
AllocPID 30, 222
AllocPID1 35, 229
AllocPID2 47
AllocSID 128
AllocSID1 138
AllocST1 130
AllocST1_a 137
AllocSema 128
AllocSema1 131, 138
AllocUPID 222
AllocUPID1 230
AllocateProcTSS 216
AllocateSegment 287
AllocateSegments 291
AllocateSemaphore 198
AlreadyAsleep 163
AlreadyHasMsg 142
AwakenDeviceProcessFromISR 313
BadCallerIdent 311
BadDestination 143
BadDeviceNumber 306
BlockLocError 264
BlockScavenge 255
BlockScavenge1 259
CLOCKISR 201
CLOCKTIME 159
CLOCKTIMEInit 160
CTXTSW 26, 217
CTXTSWISR 27
CanAddSleeper 164
CanAddSleeper1 171
CanAddSleeper2 180
CanAllocateBlock 254
CanAllocateBlock1 258
CanAllocateMsg 269
CanAllocateSegment 287
CanEnqueueMsg 272
CanEnqueueMsg1 277
CanEnqueuePRIOQ1 79
CanEnqueuePRIOQ2 93
CanSendSynchMsg 144
CanStoreBlock 265
CanStoreMsg 267

- ChangeMyPriority* 197
ChangeMyPriority1 197
ChangeMyPriority2 197
ClearDevMsg 302
ClearDevReply 304
ClearFreeCnt 256
ClearFreeCnt1 260
ClearMsgFreeCnt 268
ClearWaitingTime 162
ClocktimeNow 160
ClrSynchMsgSlot 145
ClrSynchMsgSlot1 156
ComputeWakeTime 161
ContextSwitch 25, 216
ContinueCurrent 109
CopyBlock 265
CreateAndRunInitialProcess 292
CreateIdleProcess 290
CreateInitialProcess 190
CreateNullProcess 189
CurrentProcessId 104
*CurrentProcessStateIsReady—
OrRunning* 110
DEVPROCQUEUE 242
DEVPROCQUEUEInit 242
DeallocateSemaphore 199
DeallocateTSS 216
DecSEMACNT 121
DecodeSysCall 314
DelExtPD 226
DelExtPD1 234
DelHeadOfPQ1 62
DelHeadOfPQ2 67
*DelHeadOf—
PROCESSQUEUE* 58, 241
DelMSGQHd 273
DelMSGQHd1 278
DelPD 31
DelPD1 40
DelPRIOQElem 75
DelProcUPID 226
DelProcUPID1 234
DelSCHEDQElem 108
DelSleeperProc1 172
DelSleeperProc2 181
DeleteAllProcesses 226
DeleteAllProcesses1 235
DeleteStoredMsg 267
DequeueDEVICEQUEUE 246
DequeueDEVPROCQUEUE 242
DequeuePQ1 62
DequeuePQ2 67
DequeuePROCESSQUEUE 58, 241
*DequeueUSER—
PROCESSQUEUE* 246
DestinationExists 143
DestinationExists1 156
DestinationNotReceiving 143
DevReplyToUserProc 305
DevRequesterId 302
DevReturnDataAndSuspend 312
DeviceProcessId 307
DisableInts 24
ERRV 214
ERRVInit 214
EmptyFreeChain1 37, 232
EmptyFreeChain2 52
EmptyMessageQueue 269
EnableInts 24
EnoughSpace1 258
EnqueueDEVICEPROCESS 246
EnqueueDEVPROCQUEUE 242
EnqueueMsg 273
EnqueueMsg1 278
EnqueuePQ1 60
EnqueuePQ2 66
EnqueuePROCESSQUEUE 57, 240
*Enqueue—
USERPROCESSQUEUE* 246
EnterCritical 193
FindAndWake 166
FindAndWake1 174
FindAndWake2 183
FreeBlk 255
FreeBlk1 258
FreeMsg 269
FreePID 30, 225
FreePID1 38, 233
FreePID2 52
FreeSID1 131, 138

FreeSID_a 136
FreeSIDs 128
FreeSegment 287
FreeSema 127
GetDevMsg 302
GotDevMSg 303
GotFreePIDs 222
GotFreePIDs 29
GotFreePIDs1 35, 229
GotFreePIDs2 47
GotMsgs 273
GotMsgs1 277
GotMsgsFromSrc 273
GotMsgsFromSrc1 278
GotReplyFromDeviceProc 305
GotSleepers 164
GotSleepers1 172
GotSleepers2 182
GotSynchMsg 144
GotSynchMsg1 156
HARDWARE 23
HW 215
HalfContextSwitch 25
HeadOfPQ1 62
HeadOfPQ2 67
HeadOfPROCESSQUEUE 57, 240
IDLEPROCESSIdent 103, 244
IncFreeCnt 256
IncFreeCnt1 260
IncMsgFreeCnt 268
IncSEMACNT 121
InitDevReply 304
InitDeviceMsg 302
InitDeviceNum 306
InitSema 128
InitSema1 131
InitSema1 138
InsufficientMainStore 287
IsAsleep 164
IsAsleep1 170
IsAsleep2 180
IsCurrentProcess 104
IsCurrentProcessIdle 105
IsDestinationReceiving 145
IsDestinationReceiving1 156
IsDeviceProcess 301
IsEmptyDEVICEQUEUE 246
IsEmptyDEVPROCQUEUE 242
IsEmptyPRIOQ 71
IsEmptyPRIOQ1 78
IsEmptyPRIOQ2 92
IsEmptyPROCESSQUEUE 240
IsEmptySCHEDQ 107
IsEmpty—
 USERPROCESSQUEUE 246
IsKnownDeviceNumber 306
IsNonEmptyPQ1 60
IsNonEmptyPQ2 66
IsNotEmptyPROCESSQUEUE 56
IsPrevProcessIdle 105
IsPreviousProcess 105
IsProcessSleeping 162
IsSysOk 23
KillKernel 218
MSGPOOL 269
MSGPOOLInit 269
MSGQ 272
MSGQ1 277
MSGQInit 272
MSGQInit1 277
MSGSTORE 267
MSGSTOREInit 267
MSGToUserData 295
MakeCurrentPrevious 104
MakeIdleProcessCurrent 102
MakeMessage 142
MakeReady 106, 246
MakeReady1 116
MakeReady_a 105
MakeReceiver 145
MakeReceiver1 156
MakeSender 146
MakeSender1 156
MessageQueueFull 269
MovePRIOQUp1 79
MsgScavenge 269
MyProcessId 198
NegativeSemaCount 121
NewDeviceProcess 308
NewDeviceProcessPossInitHW 309

NewProcess 191
NewUPIDForProcess 222
NewUPIDForProcess1 230
NextMessageFromSource 276
NextMessageFromSrc1 281
NextMsg 275
NextMsg1 281
NextMsgForProcess 298
NextMsgForProcessFromSrc 298
NextMsgFromSrc 273
NextMsgFromSrc1 278
NoDeviceReply 305
NoFreeSemas 126
NoMessagesFrom 269
NoSpace 252
NonNullDevRq 303
NonpositiveSemaCount 121
NotAllocSema 126
NullMsgValue 143
PDInUse 28, 219
PIDforUPID 225
PQ1 59
PQ1Init 60
PQ2 65
PQ2Init 65
PRIOQ 70
PRIOQ1 78
PRIOQ2 92
PRIOQAddSingleton 72
PRIOQAddSingleton1 80
PRIOQAddSingleton2 93
PRIOQDelHd 76
PRIOQDelHd1 85
PRIOQDelHd2 96
PRIOQDequeue 76
PRIOQDequeue1 86
PRIOQDequeue2 96
PRIOQEmpty 70
PRIOQEnqueue 73
PRIOQEnqueue1 82
PRIOQEnqueue2 94
PRIOQEnqueueHd 71
PRIOQEnqueueHd1 79
PRIOQEnqueueHd2 93
PRIOQEnqueueLast 72
PRIOQEnqueueLast1 79
PRIOQFull 70
PRIOQHd 71
PRIOQHd1 79
PRIOQHd2 92
PRIOQInit 71
PRIOQInit1 78
PRIOQInit2 92
PRIOQInsert 72
PRIOQInsert1 81
PRIOQInsert2 93
PRIOQInsertMidPoss1 81
PRIOQLast 71
PRIOQLast1 79
PRIOQLast2 93
PRIOQMoveUpFrom 80
PRIOQRemove 75
PRIOQRemove1 85
PRIOQSetIthSucc 80
PROCESSQUEUE 56, 239
PROCESSQUEUEInit 56, 240
PTAB 25, 143, 161, 216, 220, 271, 288
PTAB1 34, 228
PTAB1Init 34, 229
PTAB2 44, 237
PTAB2Init 45, 238
PTABFull 28, 220
PTABInit 29, 221
PassDataToDeviceProcess 303
PreviouslyRunningProcess 245
PrintKMsg 218
ProcPrio 32
ProcState 33, 227
ProcState1 235
ProcType 227
ProcType1 235
ProcessHasMsgs 297
ProcessHasMsgsFromSrc 298
ProcessQueueEmpty 56, 239
QueueHdHasHigherPriority 110
QueueHdHasHigherPriority1 116
QueueHdHasHigherPriority2 119
RaiseInterrupt 26, 217
RaiseKillInterrupt 217
RcvSMsg 201

RcvSynchMsg 150
ReadyDeviceProcess 247
ReceiveSMsg 145
ReceiveSynchMsg 151
ReceiveSynchMsg1 157
ReceiveSynchMsg2 158
ReleaseSema 129, 132
ReleaseSema1 138
RemoveSleeper 166
RemoveSleeper1 173
RemoveSleeper2 182
RemoveWaiter 120
ReplyFromDeviceProc 305
RequeueDeviceProcess 250
RequeueUserProcess 249
ReturnFromInterrupt 24
ReturnSysError 23
RunFirstProcess 293
RunIdleProcess 247
RunningProcess 244
SCHEd 101
SCHEdInit 102
SCHEdInit 103
SCHEdQDelHd 108
SCHEdQDequeue 108
SCHEdQHd 108
SEGMENTS 287
SEGMENTSInit 287
SEMAPHORE 120
SEMAPHOREInit 121
SEMATBL 127
SEMATBLInit 127
SKInitSys 290
SKMakeUnready 248
SKNewProcess 291
SKNextMsg 298
SKNextMsgFrom 298
SKProcessHasMsgsFromSrc 298
SKSCHEd 243
SKSCHEdInit 244
SKSchedNext 248
SKSuspendSelf 293
SKTerminateSelf 293
SLEEPERS 163
SLEEPERS1 170
SLEEPERS2 180
SLEEPERSInit 164
SLEEPERSInit1 170
SLEEPERSInit2 180
ST1 130
ST1Init 130
ST1Init 138
STOREPOOL 253
STOREPOOLInit 253
STOREPOOLInit1 257
STOREVEC 264
STOREVECInit 265
SchedNext 111
SchedNext1 117
SchedNext2 119
SegmentTableInit 287
SelfSuspendDeviceProcess 313
SemaInUse1 131
SemaInUse_a 136
SemaphoreSignal 199
SemaphoreWait 199
SendASynchMsg 146
SendASynchMsg1 157
SendASynchMsg2 158
SendMeToSleep 168
SendMeToSleep1 175
SendMeToSleep2 184
SendSMsg 199
SendSelfToSleep 193
SendSynchMsg 144
SendToProcess 296
SetCodeSegInfo 289
SetCurrentProcessId 104
SetDevMsg 302
SetDevReply 304
SetDeviceProcessData 313
SetFCHead 38, 233
SetFCHead2 48
SetFCLast 38, 233
SetFCLast2 48
SetHWTSS 293
SetNewCurrentProcess 101
SetPDState 307
SetPreviousProcess 245
SetProcPrio 32

- SetProcState* 33, 227
- SetProcState1* 40, 235
- SetProcType* 223
- SetProcType1* 230
- SetProcessStateToReady* 105
- SetProcessStateToReady* 33
- SetProcessStateToTerminated* 194
- SetProcessStateToTerminated* 196
- SetRunningProcess* 244
- SetStackDataSegInfo* 289
- SetStateToDevWait* 310
- SetStateToReady* 227
- SetStateToReady1* 236
- SetStateToRunning* 104, 227
- SetStateToRunning1* 236
- SetStateToSleeping* 165
- SetStateToTerminated* 227
- SetStateToWaitSema* 122
- SetSysErr* 214
- SetWaitingTime* 33, 162
- SetupFirstProcess* 293
- ShouldAddPRIOQHd* 72
- ShouldAddPRIOQHd1* 81
- ShouldAddPRIOQHd2* 93
- ShouldAddPRIOQLast* 72
- ShouldAddPRIOQLast1* 81
- ShouldAddPRIOQLast2* 93
- ShouldScavenge* 256
- ShouldScavenge1* 260
- ShouldScavengeMsgs* 268
- ShouldWake1* 173
- ShouldWake2* 182
- ShouldWakeUp* 166
- ShouldWakeUp1* 173
- ShouldWakeUp2* 182
- SignalSema* 124
- SleepTooShort* 159
- SourceExists* 143
- StackDataSegAddr* 289
- StoreBlock* 265
- StoreMsg* 267
- StoredBlock* 266
- StoredMsg* 267
- SuspendDeviceProcess* 307
- SuspendMe* 114
- SuspendMe1* 118
- SuspendMe2* 119
- SuspendSelf* 193
- SwitchToFirstProcess* 290
- SysErr* 214
- SysOk* 23, 215
- SystemClockOps* 201
- SystemInit* 189
- TIMESINCEBOOT* 159
- TIMESINCEBOOTInit* 159
- TerminateSelf* 195
- TerminateSelf1* 196
- TheHeadOfPQ1* 61
- TheHeadOfPQ2* 67
- TheHeadOf* –
 - PROCESSQUEUE* 57, 240
- TimeNow* 159
- TooManySleepers* 163
- TranslateMessageAddrs* 295
- TranslateMsgAddrs* 295
- UReturnNo* 297
- UReturnYes* 297
- USKGotMsgs* 297
- USKNewProcess* 292
- USKSendMsg* 296
- USKSuspendSelf* 293
- USKTerminateSelf* 294
- UnusedPD* 28, 219
- UpdateClockTime* 160
- UpdateCurrentProcess* 245
- UpdateTIMESINCEBOOT* 159
- UsedPID* 29, 221
- UsedPID1* 35
- UsedPID2* 47
- UsrSendMsgI* 294
- ValidDevRqProcessId* 303
- VerifyAndActivateDevProc* 311
- VerifyCallerIdent* 286
- WaitSema* 122
- WaitingTime* 33, 162
- Φ PTAB_M 272
- Φ SCHED 103
- Φ SEMAPHORE 120
- Φ SEMATBL 127
- Φ SKSCHED 245